Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
95.01 93.81 96.67 95.97 91.65 97.24 96.34 93.35


Total test records in report: 1325
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html

T1051 /workspace/coverage/default/86.otp_ctrl_parallel_lc_esc.3647263542 Jul 24 05:51:25 PM PDT 24 Jul 24 05:51:36 PM PDT 24 238464976 ps
T1052 /workspace/coverage/default/149.otp_ctrl_parallel_lc_esc.1632892656 Jul 24 05:51:53 PM PDT 24 Jul 24 05:51:58 PM PDT 24 455893373 ps
T1053 /workspace/coverage/default/27.otp_ctrl_init_fail.629722887 Jul 24 05:50:08 PM PDT 24 Jul 24 05:50:11 PM PDT 24 133475273 ps
T1054 /workspace/coverage/default/32.otp_ctrl_regwen.903783684 Jul 24 05:50:21 PM PDT 24 Jul 24 05:50:29 PM PDT 24 551386334 ps
T1055 /workspace/coverage/default/34.otp_ctrl_dai_errs.2661977314 Jul 24 05:50:29 PM PDT 24 Jul 24 05:50:45 PM PDT 24 633655943 ps
T1056 /workspace/coverage/default/216.otp_ctrl_init_fail.3637377753 Jul 24 05:52:18 PM PDT 24 Jul 24 05:52:22 PM PDT 24 182816015 ps
T1057 /workspace/coverage/default/48.otp_ctrl_macro_errs.640646038 Jul 24 05:51:07 PM PDT 24 Jul 24 05:51:15 PM PDT 24 784229373 ps
T1058 /workspace/coverage/default/43.otp_ctrl_parallel_key_req.201156780 Jul 24 05:50:54 PM PDT 24 Jul 24 05:51:09 PM PDT 24 718594305 ps
T1059 /workspace/coverage/default/36.otp_ctrl_smoke.2439550807 Jul 24 05:50:26 PM PDT 24 Jul 24 05:50:33 PM PDT 24 275346687 ps
T1060 /workspace/coverage/default/11.otp_ctrl_alert_test.1636513063 Jul 24 05:49:31 PM PDT 24 Jul 24 05:49:33 PM PDT 24 62204493 ps
T1061 /workspace/coverage/default/10.otp_ctrl_init_fail.266618596 Jul 24 05:49:27 PM PDT 24 Jul 24 05:49:32 PM PDT 24 152382521 ps
T1062 /workspace/coverage/default/47.otp_ctrl_parallel_key_req.1989165618 Jul 24 05:51:05 PM PDT 24 Jul 24 05:51:15 PM PDT 24 888977173 ps
T1063 /workspace/coverage/default/34.otp_ctrl_regwen.668668002 Jul 24 05:50:26 PM PDT 24 Jul 24 05:50:31 PM PDT 24 505734392 ps
T1064 /workspace/coverage/default/36.otp_ctrl_test_access.2024655709 Jul 24 05:50:29 PM PDT 24 Jul 24 05:50:59 PM PDT 24 2814994625 ps
T1065 /workspace/coverage/default/55.otp_ctrl_parallel_lc_esc.3734862241 Jul 24 05:51:07 PM PDT 24 Jul 24 05:51:17 PM PDT 24 340866340 ps
T1066 /workspace/coverage/default/22.otp_ctrl_check_fail.1776959410 Jul 24 05:50:03 PM PDT 24 Jul 24 05:50:10 PM PDT 24 2376370936 ps
T39 /workspace/coverage/default/29.otp_ctrl_check_fail.688189110 Jul 24 05:50:12 PM PDT 24 Jul 24 05:50:31 PM PDT 24 794939116 ps
T1067 /workspace/coverage/default/42.otp_ctrl_init_fail.3333795024 Jul 24 05:50:47 PM PDT 24 Jul 24 05:50:53 PM PDT 24 336198065 ps
T1068 /workspace/coverage/default/55.otp_ctrl_init_fail.3567472483 Jul 24 05:51:07 PM PDT 24 Jul 24 05:51:12 PM PDT 24 370506159 ps
T1069 /workspace/coverage/default/139.otp_ctrl_parallel_lc_esc.2226666180 Jul 24 05:51:50 PM PDT 24 Jul 24 05:51:53 PM PDT 24 214091725 ps
T1070 /workspace/coverage/default/5.otp_ctrl_stress_all_with_rand_reset.1391645821 Jul 24 05:49:09 PM PDT 24 Jul 24 05:57:42 PM PDT 24 28516316747 ps
T1071 /workspace/coverage/default/18.otp_ctrl_test_access.2457261232 Jul 24 05:49:52 PM PDT 24 Jul 24 05:50:16 PM PDT 24 3500776750 ps
T1072 /workspace/coverage/default/20.otp_ctrl_alert_test.4092352677 Jul 24 05:49:57 PM PDT 24 Jul 24 05:49:59 PM PDT 24 100381945 ps
T1073 /workspace/coverage/default/35.otp_ctrl_check_fail.4249881601 Jul 24 05:50:28 PM PDT 24 Jul 24 05:51:04 PM PDT 24 11224250499 ps
T1074 /workspace/coverage/default/125.otp_ctrl_init_fail.2897839925 Jul 24 05:51:44 PM PDT 24 Jul 24 05:51:51 PM PDT 24 2351852691 ps
T1075 /workspace/coverage/default/37.otp_ctrl_parallel_key_req.1556575050 Jul 24 05:50:37 PM PDT 24 Jul 24 05:51:08 PM PDT 24 1390079242 ps
T1076 /workspace/coverage/default/212.otp_ctrl_init_fail.3579409987 Jul 24 05:52:16 PM PDT 24 Jul 24 05:52:21 PM PDT 24 188703540 ps
T1077 /workspace/coverage/default/12.otp_ctrl_regwen.2440884495 Jul 24 05:49:31 PM PDT 24 Jul 24 05:49:41 PM PDT 24 954556864 ps
T1078 /workspace/coverage/default/3.otp_ctrl_stress_all.1938830298 Jul 24 05:49:05 PM PDT 24 Jul 24 05:50:13 PM PDT 24 32510026340 ps
T1079 /workspace/coverage/default/14.otp_ctrl_alert_test.1158628787 Jul 24 05:49:39 PM PDT 24 Jul 24 05:49:41 PM PDT 24 83346800 ps
T283 /workspace/coverage/default/41.otp_ctrl_stress_all_with_rand_reset.1510548873 Jul 24 05:50:48 PM PDT 24 Jul 24 06:22:33 PM PDT 24 283677853857 ps
T284 /workspace/coverage/default/51.otp_ctrl_stress_all_with_rand_reset.2899691949 Jul 24 05:51:13 PM PDT 24 Jul 24 06:15:59 PM PDT 24 674705003217 ps
T1080 /workspace/coverage/default/179.otp_ctrl_parallel_lc_esc.703328377 Jul 24 05:52:01 PM PDT 24 Jul 24 05:52:06 PM PDT 24 359552961 ps
T1081 /workspace/coverage/default/28.otp_ctrl_test_access.1644687056 Jul 24 05:50:19 PM PDT 24 Jul 24 05:50:45 PM PDT 24 1647510720 ps
T1082 /workspace/coverage/default/39.otp_ctrl_stress_all_with_rand_reset.2487097263 Jul 24 05:50:39 PM PDT 24 Jul 24 06:03:35 PM PDT 24 32957625703 ps
T1083 /workspace/coverage/default/81.otp_ctrl_parallel_lc_esc.2648066938 Jul 24 05:51:18 PM PDT 24 Jul 24 05:51:35 PM PDT 24 1076696155 ps
T1084 /workspace/coverage/default/6.otp_ctrl_regwen.3186681747 Jul 24 05:49:12 PM PDT 24 Jul 24 05:49:19 PM PDT 24 1898764438 ps
T1085 /workspace/coverage/default/38.otp_ctrl_stress_all.4161162799 Jul 24 05:50:36 PM PDT 24 Jul 24 05:54:34 PM PDT 24 19753351847 ps
T1086 /workspace/coverage/default/22.otp_ctrl_parallel_lc_esc.182140064 Jul 24 05:50:06 PM PDT 24 Jul 24 05:50:13 PM PDT 24 988570426 ps
T1087 /workspace/coverage/default/23.otp_ctrl_macro_errs.2855202603 Jul 24 05:50:01 PM PDT 24 Jul 24 05:50:41 PM PDT 24 21649537194 ps
T1088 /workspace/coverage/default/20.otp_ctrl_regwen.742579877 Jul 24 05:49:57 PM PDT 24 Jul 24 05:50:03 PM PDT 24 476686969 ps
T1089 /workspace/coverage/default/36.otp_ctrl_stress_all.3832098934 Jul 24 05:50:40 PM PDT 24 Jul 24 05:52:12 PM PDT 24 10200669334 ps
T1090 /workspace/coverage/default/143.otp_ctrl_parallel_lc_esc.3063397068 Jul 24 05:51:52 PM PDT 24 Jul 24 05:51:58 PM PDT 24 2301172654 ps
T1091 /workspace/coverage/default/27.otp_ctrl_dai_errs.3299045506 Jul 24 05:50:12 PM PDT 24 Jul 24 05:50:24 PM PDT 24 5165933504 ps
T1092 /workspace/coverage/default/189.otp_ctrl_parallel_lc_esc.3975046210 Jul 24 05:52:12 PM PDT 24 Jul 24 05:52:21 PM PDT 24 384398600 ps
T1093 /workspace/coverage/default/147.otp_ctrl_init_fail.865533473 Jul 24 05:51:51 PM PDT 24 Jul 24 05:51:56 PM PDT 24 318750223 ps
T1094 /workspace/coverage/default/35.otp_ctrl_regwen.191426644 Jul 24 05:50:25 PM PDT 24 Jul 24 05:50:33 PM PDT 24 483168520 ps
T1095 /workspace/coverage/default/13.otp_ctrl_alert_test.2692173293 Jul 24 05:49:34 PM PDT 24 Jul 24 05:49:36 PM PDT 24 197000208 ps
T229 /workspace/coverage/default/2.otp_ctrl_stress_all_with_rand_reset.1161429324 Jul 24 05:49:06 PM PDT 24 Jul 24 06:00:53 PM PDT 24 91022803247 ps
T1096 /workspace/coverage/default/10.otp_ctrl_macro_errs.2964030131 Jul 24 05:49:26 PM PDT 24 Jul 24 05:49:44 PM PDT 24 1127103899 ps
T1097 /workspace/coverage/default/32.otp_ctrl_stress_all_with_rand_reset.2254221799 Jul 24 05:50:19 PM PDT 24 Jul 24 06:24:30 PM PDT 24 98981787516 ps
T1098 /workspace/coverage/default/38.otp_ctrl_dai_lock.3471337810 Jul 24 05:50:36 PM PDT 24 Jul 24 05:51:35 PM PDT 24 9774540591 ps
T1099 /workspace/coverage/default/49.otp_ctrl_init_fail.3746267270 Jul 24 05:51:07 PM PDT 24 Jul 24 05:51:12 PM PDT 24 2722339402 ps
T1100 /workspace/coverage/default/46.otp_ctrl_dai_lock.3563717938 Jul 24 05:51:03 PM PDT 24 Jul 24 05:51:52 PM PDT 24 16340350462 ps
T1101 /workspace/coverage/default/39.otp_ctrl_macro_errs.2658723758 Jul 24 05:50:37 PM PDT 24 Jul 24 05:51:03 PM PDT 24 994169845 ps
T1102 /workspace/coverage/default/38.otp_ctrl_regwen.2010039859 Jul 24 05:50:37 PM PDT 24 Jul 24 05:50:43 PM PDT 24 413503516 ps
T1103 /workspace/coverage/default/126.otp_ctrl_init_fail.1123272504 Jul 24 05:51:46 PM PDT 24 Jul 24 05:51:50 PM PDT 24 148382509 ps
T1104 /workspace/coverage/default/220.otp_ctrl_init_fail.861068260 Jul 24 05:52:18 PM PDT 24 Jul 24 05:52:21 PM PDT 24 185607471 ps
T1105 /workspace/coverage/default/24.otp_ctrl_check_fail.2589278394 Jul 24 05:50:06 PM PDT 24 Jul 24 05:50:27 PM PDT 24 1733534453 ps
T1106 /workspace/coverage/default/117.otp_ctrl_init_fail.3640696563 Jul 24 05:51:45 PM PDT 24 Jul 24 05:51:51 PM PDT 24 2447506302 ps
T1107 /workspace/coverage/default/19.otp_ctrl_dai_errs.2921770543 Jul 24 05:49:53 PM PDT 24 Jul 24 05:50:14 PM PDT 24 1693186101 ps
T1108 /workspace/coverage/default/20.otp_ctrl_stress_all_with_rand_reset.944063194 Jul 24 05:49:57 PM PDT 24 Jul 24 06:17:10 PM PDT 24 426777384523 ps
T1109 /workspace/coverage/default/235.otp_ctrl_init_fail.1946851059 Jul 24 05:52:20 PM PDT 24 Jul 24 05:52:27 PM PDT 24 1853249878 ps
T1110 /workspace/coverage/default/16.otp_ctrl_stress_all_with_rand_reset.214124544 Jul 24 05:49:50 PM PDT 24 Jul 24 06:00:29 PM PDT 24 32776549081 ps
T1111 /workspace/coverage/default/10.otp_ctrl_alert_test.394673589 Jul 24 05:49:25 PM PDT 24 Jul 24 05:49:27 PM PDT 24 73658862 ps
T1112 /workspace/coverage/default/153.otp_ctrl_init_fail.3022688369 Jul 24 05:51:52 PM PDT 24 Jul 24 05:51:56 PM PDT 24 1976070455 ps
T78 /workspace/coverage/default/157.otp_ctrl_init_fail.1428668341 Jul 24 05:51:53 PM PDT 24 Jul 24 05:51:58 PM PDT 24 231326126 ps
T1113 /workspace/coverage/default/101.otp_ctrl_parallel_lc_esc.2581211030 Jul 24 05:51:36 PM PDT 24 Jul 24 05:51:42 PM PDT 24 174580032 ps
T1114 /workspace/coverage/default/151.otp_ctrl_init_fail.122392845 Jul 24 05:51:50 PM PDT 24 Jul 24 05:51:54 PM PDT 24 303299314 ps
T1115 /workspace/coverage/default/19.otp_ctrl_parallel_key_req.2212976323 Jul 24 05:49:53 PM PDT 24 Jul 24 05:50:27 PM PDT 24 8184370429 ps
T1116 /workspace/coverage/default/16.otp_ctrl_macro_errs.4100782312 Jul 24 05:49:44 PM PDT 24 Jul 24 05:50:02 PM PDT 24 1194726101 ps
T1117 /workspace/coverage/default/9.otp_ctrl_dai_errs.895345231 Jul 24 05:49:21 PM PDT 24 Jul 24 05:49:38 PM PDT 24 1428821695 ps
T1118 /workspace/coverage/default/84.otp_ctrl_stress_all_with_rand_reset.2537650611 Jul 24 05:51:56 PM PDT 24 Jul 24 06:06:56 PM PDT 24 34990888278 ps
T285 /workspace/coverage/default/52.otp_ctrl_stress_all_with_rand_reset.3838297581 Jul 24 05:51:06 PM PDT 24 Jul 24 06:05:53 PM PDT 24 147394995671 ps
T1119 /workspace/coverage/default/22.otp_ctrl_regwen.3019348083 Jul 24 05:49:59 PM PDT 24 Jul 24 05:50:03 PM PDT 24 253896706 ps
T131 /workspace/coverage/default/91.otp_ctrl_init_fail.2130935825 Jul 24 05:51:41 PM PDT 24 Jul 24 05:51:46 PM PDT 24 528347098 ps
T1120 /workspace/coverage/default/3.otp_ctrl_regwen.1581925386 Jul 24 05:49:04 PM PDT 24 Jul 24 05:49:14 PM PDT 24 515486380 ps
T1121 /workspace/coverage/default/25.otp_ctrl_test_access.2612782269 Jul 24 05:50:08 PM PDT 24 Jul 24 05:50:35 PM PDT 24 1561960031 ps
T1122 /workspace/coverage/default/4.otp_ctrl_background_chks.1562355978 Jul 24 05:49:06 PM PDT 24 Jul 24 05:49:28 PM PDT 24 12068886769 ps
T1123 /workspace/coverage/default/47.otp_ctrl_parallel_lc_req.258896732 Jul 24 05:50:57 PM PDT 24 Jul 24 05:51:05 PM PDT 24 284311239 ps
T1124 /workspace/coverage/default/173.otp_ctrl_parallel_lc_esc.2975983244 Jul 24 05:52:05 PM PDT 24 Jul 24 05:52:15 PM PDT 24 1509563878 ps
T1125 /workspace/coverage/default/123.otp_ctrl_parallel_lc_esc.762653393 Jul 24 05:51:45 PM PDT 24 Jul 24 05:51:50 PM PDT 24 1430394657 ps
T1126 /workspace/coverage/default/38.otp_ctrl_parallel_key_req.3448742469 Jul 24 05:50:41 PM PDT 24 Jul 24 05:50:54 PM PDT 24 836729813 ps
T108 /workspace/coverage/default/197.otp_ctrl_init_fail.626140525 Jul 24 05:52:12 PM PDT 24 Jul 24 05:52:16 PM PDT 24 192582574 ps
T1127 /workspace/coverage/default/112.otp_ctrl_init_fail.1003567111 Jul 24 05:51:40 PM PDT 24 Jul 24 05:51:45 PM PDT 24 368579445 ps
T1128 /workspace/coverage/default/10.otp_ctrl_parallel_key_req.2924711894 Jul 24 05:49:25 PM PDT 24 Jul 24 05:49:30 PM PDT 24 271125956 ps
T1129 /workspace/coverage/default/57.otp_ctrl_parallel_lc_esc.3692838003 Jul 24 05:51:08 PM PDT 24 Jul 24 05:51:19 PM PDT 24 435486159 ps
T1130 /workspace/coverage/default/68.otp_ctrl_stress_all_with_rand_reset.2925433232 Jul 24 05:51:15 PM PDT 24 Jul 24 06:07:42 PM PDT 24 56928337125 ps
T1131 /workspace/coverage/default/221.otp_ctrl_init_fail.1711929651 Jul 24 05:52:21 PM PDT 24 Jul 24 05:52:25 PM PDT 24 115548563 ps
T1132 /workspace/coverage/default/78.otp_ctrl_init_fail.646967687 Jul 24 05:51:25 PM PDT 24 Jul 24 05:51:30 PM PDT 24 193178559 ps
T1133 /workspace/coverage/default/35.otp_ctrl_test_access.2147443278 Jul 24 05:50:24 PM PDT 24 Jul 24 05:50:59 PM PDT 24 1815689117 ps
T1134 /workspace/coverage/default/7.otp_ctrl_stress_all.197376724 Jul 24 05:49:18 PM PDT 24 Jul 24 05:49:21 PM PDT 24 226146399 ps
T1135 /workspace/coverage/default/10.otp_ctrl_stress_all.2524772660 Jul 24 05:49:26 PM PDT 24 Jul 24 05:49:42 PM PDT 24 739651159 ps
T1136 /workspace/coverage/default/0.otp_ctrl_background_chks.1682299376 Jul 24 05:48:53 PM PDT 24 Jul 24 05:49:01 PM PDT 24 611952783 ps
T1137 /workspace/coverage/default/22.otp_ctrl_parallel_lc_req.1174168789 Jul 24 05:50:03 PM PDT 24 Jul 24 05:50:15 PM PDT 24 1026639252 ps
T1138 /workspace/coverage/default/48.otp_ctrl_stress_all_with_rand_reset.4012408277 Jul 24 05:51:01 PM PDT 24 Jul 24 05:56:33 PM PDT 24 56964862496 ps
T1139 /workspace/coverage/default/34.otp_ctrl_macro_errs.1769105452 Jul 24 05:50:28 PM PDT 24 Jul 24 05:50:59 PM PDT 24 1926070902 ps
T1140 /workspace/coverage/default/32.otp_ctrl_macro_errs.2839354321 Jul 24 05:50:20 PM PDT 24 Jul 24 05:50:54 PM PDT 24 3648694409 ps
T1141 /workspace/coverage/default/32.otp_ctrl_test_access.2142972000 Jul 24 05:50:19 PM PDT 24 Jul 24 05:50:54 PM PDT 24 5766805084 ps
T1142 /workspace/coverage/default/10.otp_ctrl_test_access.3039062778 Jul 24 05:49:27 PM PDT 24 Jul 24 05:49:46 PM PDT 24 4543179966 ps
T1143 /workspace/coverage/default/0.otp_ctrl_stress_all.2848527494 Jul 24 05:48:56 PM PDT 24 Jul 24 05:49:04 PM PDT 24 303757039 ps
T1144 /workspace/coverage/default/0.otp_ctrl_parallel_lc_req.292846169 Jul 24 05:48:59 PM PDT 24 Jul 24 05:49:09 PM PDT 24 429450442 ps
T1145 /workspace/coverage/default/247.otp_ctrl_init_fail.4140879975 Jul 24 05:52:21 PM PDT 24 Jul 24 05:52:26 PM PDT 24 217494805 ps
T1146 /workspace/coverage/default/24.otp_ctrl_macro_errs.186263863 Jul 24 05:50:01 PM PDT 24 Jul 24 05:50:28 PM PDT 24 1826320262 ps
T89 /workspace/coverage/default/37.otp_ctrl_check_fail.3408049342 Jul 24 05:50:29 PM PDT 24 Jul 24 05:50:49 PM PDT 24 1972740728 ps
T1147 /workspace/coverage/default/114.otp_ctrl_init_fail.502890165 Jul 24 05:51:38 PM PDT 24 Jul 24 05:51:42 PM PDT 24 477021366 ps
T1148 /workspace/coverage/default/86.otp_ctrl_stress_all_with_rand_reset.1684459011 Jul 24 05:51:25 PM PDT 24 Jul 24 06:27:29 PM PDT 24 107389869285 ps
T1149 /workspace/coverage/default/8.otp_ctrl_parallel_key_req.3926321542 Jul 24 05:49:22 PM PDT 24 Jul 24 05:49:28 PM PDT 24 3006668592 ps
T1150 /workspace/coverage/default/41.otp_ctrl_dai_lock.875459077 Jul 24 05:50:39 PM PDT 24 Jul 24 05:50:55 PM PDT 24 766818509 ps
T1151 /workspace/coverage/default/185.otp_ctrl_parallel_lc_esc.964637105 Jul 24 05:52:05 PM PDT 24 Jul 24 05:52:09 PM PDT 24 242875181 ps
T1152 /workspace/coverage/default/17.otp_ctrl_macro_errs.3218117723 Jul 24 05:49:50 PM PDT 24 Jul 24 05:50:15 PM PDT 24 7927989411 ps
T1153 /workspace/coverage/default/208.otp_ctrl_init_fail.3365280091 Jul 24 05:52:17 PM PDT 24 Jul 24 05:52:22 PM PDT 24 98253748 ps
T1154 /workspace/coverage/default/251.otp_ctrl_init_fail.729813094 Jul 24 05:52:20 PM PDT 24 Jul 24 05:52:24 PM PDT 24 346873236 ps
T1155 /workspace/coverage/default/42.otp_ctrl_test_access.263617022 Jul 24 05:50:45 PM PDT 24 Jul 24 05:51:01 PM PDT 24 1166190998 ps
T1156 /workspace/coverage/default/31.otp_ctrl_test_access.3433068866 Jul 24 05:50:22 PM PDT 24 Jul 24 05:50:57 PM PDT 24 13769952912 ps
T1157 /workspace/coverage/default/38.otp_ctrl_check_fail.338441150 Jul 24 05:50:38 PM PDT 24 Jul 24 05:51:00 PM PDT 24 1132909850 ps
T1158 /workspace/coverage/default/70.otp_ctrl_stress_all_with_rand_reset.3913128086 Jul 24 05:51:16 PM PDT 24 Jul 24 06:10:58 PM PDT 24 284558552288 ps
T1159 /workspace/coverage/default/32.otp_ctrl_parallel_key_req.1145385178 Jul 24 05:50:24 PM PDT 24 Jul 24 05:50:36 PM PDT 24 937426196 ps
T1160 /workspace/coverage/default/4.otp_ctrl_test_access.1312777227 Jul 24 05:49:05 PM PDT 24 Jul 24 05:49:33 PM PDT 24 864222848 ps
T1161 /workspace/coverage/default/26.otp_ctrl_parallel_key_req.4012531808 Jul 24 05:50:09 PM PDT 24 Jul 24 05:50:36 PM PDT 24 11428405124 ps
T1162 /workspace/coverage/default/32.otp_ctrl_dai_lock.3622174107 Jul 24 05:50:21 PM PDT 24 Jul 24 05:50:52 PM PDT 24 989612811 ps
T1163 /workspace/coverage/default/29.otp_ctrl_parallel_lc_esc.3580089172 Jul 24 05:50:16 PM PDT 24 Jul 24 05:50:37 PM PDT 24 745329789 ps
T205 /workspace/coverage/default/161.otp_ctrl_parallel_lc_esc.1136921837 Jul 24 05:51:57 PM PDT 24 Jul 24 05:52:07 PM PDT 24 3851279729 ps
T1164 /workspace/coverage/default/137.otp_ctrl_parallel_lc_esc.4063134259 Jul 24 05:51:47 PM PDT 24 Jul 24 05:51:50 PM PDT 24 97562486 ps
T1165 /workspace/coverage/default/4.otp_ctrl_dai_errs.3689754616 Jul 24 05:49:07 PM PDT 24 Jul 24 05:49:30 PM PDT 24 747986841 ps
T1166 /workspace/coverage/default/26.otp_ctrl_dai_lock.390599063 Jul 24 05:50:08 PM PDT 24 Jul 24 05:50:45 PM PDT 24 1083198077 ps
T1167 /workspace/coverage/default/35.otp_ctrl_stress_all.777267484 Jul 24 05:50:38 PM PDT 24 Jul 24 05:51:17 PM PDT 24 6140353199 ps
T1168 /workspace/coverage/default/13.otp_ctrl_macro_errs.430346522 Jul 24 05:49:35 PM PDT 24 Jul 24 05:50:21 PM PDT 24 2587757450 ps
T1169 /workspace/coverage/default/122.otp_ctrl_init_fail.3260168267 Jul 24 05:51:44 PM PDT 24 Jul 24 05:51:51 PM PDT 24 2110954786 ps
T1170 /workspace/coverage/default/154.otp_ctrl_parallel_lc_esc.1421357080 Jul 24 05:51:53 PM PDT 24 Jul 24 05:52:00 PM PDT 24 847538358 ps
T1171 /workspace/coverage/default/106.otp_ctrl_init_fail.4023716056 Jul 24 05:51:37 PM PDT 24 Jul 24 05:51:41 PM PDT 24 221333552 ps
T1172 /workspace/coverage/default/46.otp_ctrl_regwen.1328397437 Jul 24 05:51:04 PM PDT 24 Jul 24 05:51:11 PM PDT 24 1823182329 ps
T1173 /workspace/coverage/default/274.otp_ctrl_init_fail.1888464951 Jul 24 05:52:27 PM PDT 24 Jul 24 05:52:31 PM PDT 24 95308179 ps
T1174 /workspace/coverage/default/49.otp_ctrl_macro_errs.3825653006 Jul 24 05:51:07 PM PDT 24 Jul 24 05:51:33 PM PDT 24 1081622899 ps
T1175 /workspace/coverage/default/94.otp_ctrl_parallel_lc_esc.2709584140 Jul 24 05:51:27 PM PDT 24 Jul 24 05:51:35 PM PDT 24 3151481611 ps
T1176 /workspace/coverage/default/37.otp_ctrl_dai_lock.3423351369 Jul 24 05:50:30 PM PDT 24 Jul 24 05:50:36 PM PDT 24 567816731 ps
T1177 /workspace/coverage/default/6.otp_ctrl_parallel_lc_req.3608089265 Jul 24 05:49:10 PM PDT 24 Jul 24 05:49:29 PM PDT 24 772991412 ps
T122 /workspace/coverage/default/40.otp_ctrl_check_fail.822080414 Jul 24 05:50:41 PM PDT 24 Jul 24 05:51:16 PM PDT 24 12338958150 ps
T1178 /workspace/coverage/default/128.otp_ctrl_init_fail.578122206 Jul 24 05:51:47 PM PDT 24 Jul 24 05:51:51 PM PDT 24 156816800 ps
T1179 /workspace/coverage/default/117.otp_ctrl_parallel_lc_esc.3169555437 Jul 24 05:51:43 PM PDT 24 Jul 24 05:51:48 PM PDT 24 148979113 ps
T1180 /workspace/coverage/default/49.otp_ctrl_regwen.1473440907 Jul 24 05:51:11 PM PDT 24 Jul 24 05:51:21 PM PDT 24 273961123 ps
T1181 /workspace/coverage/default/9.otp_ctrl_smoke.777294369 Jul 24 05:49:20 PM PDT 24 Jul 24 05:49:27 PM PDT 24 240878263 ps
T1182 /workspace/coverage/default/253.otp_ctrl_init_fail.1648645884 Jul 24 05:52:17 PM PDT 24 Jul 24 05:52:22 PM PDT 24 422149886 ps
T1183 /workspace/coverage/default/2.otp_ctrl_test_access.899751666 Jul 24 05:49:07 PM PDT 24 Jul 24 05:49:21 PM PDT 24 1007916628 ps
T1184 /workspace/coverage/default/44.otp_ctrl_smoke.2998657110 Jul 24 05:50:54 PM PDT 24 Jul 24 05:51:06 PM PDT 24 1239054996 ps
T1185 /workspace/coverage/default/7.otp_ctrl_parallel_lc_esc.3477273948 Jul 24 05:49:15 PM PDT 24 Jul 24 05:49:22 PM PDT 24 507241733 ps
T1186 /workspace/coverage/default/14.otp_ctrl_parallel_lc_esc.4066334857 Jul 24 05:49:34 PM PDT 24 Jul 24 05:49:39 PM PDT 24 684758582 ps
T1187 /workspace/coverage/default/90.otp_ctrl_parallel_lc_esc.1329602619 Jul 24 05:51:38 PM PDT 24 Jul 24 05:51:45 PM PDT 24 318791665 ps
T1188 /workspace/coverage/default/231.otp_ctrl_init_fail.4209149068 Jul 24 05:52:17 PM PDT 24 Jul 24 05:52:23 PM PDT 24 1420261075 ps
T1189 /workspace/coverage/default/276.otp_ctrl_init_fail.2576755338 Jul 24 05:52:28 PM PDT 24 Jul 24 05:52:32 PM PDT 24 1473752208 ps
T258 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.2270004025 Jul 24 05:45:48 PM PDT 24 Jul 24 05:46:09 PM PDT 24 1466830771 ps
T1190 /workspace/coverage/cover_reg_top/24.otp_ctrl_intr_test.1533695425 Jul 24 05:46:01 PM PDT 24 Jul 24 05:46:03 PM PDT 24 520787527 ps
T1191 /workspace/coverage/cover_reg_top/20.otp_ctrl_intr_test.4225089502 Jul 24 05:45:59 PM PDT 24 Jul 24 05:46:01 PM PDT 24 520633140 ps
T261 /workspace/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.1582709218 Jul 24 05:45:49 PM PDT 24 Jul 24 05:45:51 PM PDT 24 87230713 ps
T1192 /workspace/coverage/cover_reg_top/45.otp_ctrl_intr_test.396371634 Jul 24 05:46:00 PM PDT 24 Jul 24 05:46:02 PM PDT 24 44229200 ps
T1193 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_errors.2188682722 Jul 24 05:45:51 PM PDT 24 Jul 24 05:45:56 PM PDT 24 138816972 ps
T1194 /workspace/coverage/cover_reg_top/35.otp_ctrl_intr_test.2490167733 Jul 24 05:46:11 PM PDT 24 Jul 24 05:46:13 PM PDT 24 565886838 ps
T262 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_rw.1180358425 Jul 24 05:45:47 PM PDT 24 Jul 24 05:45:49 PM PDT 24 89112745 ps
T1195 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_errors.3055011398 Jul 24 05:45:53 PM PDT 24 Jul 24 05:45:57 PM PDT 24 97519568 ps
T259 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.3465554797 Jul 24 05:45:56 PM PDT 24 Jul 24 05:46:07 PM PDT 24 1177595596 ps
T304 /workspace/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.388952851 Jul 24 05:45:54 PM PDT 24 Jul 24 05:45:58 PM PDT 24 142734110 ps
T305 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_rw.1887855698 Jul 24 05:45:59 PM PDT 24 Jul 24 05:46:01 PM PDT 24 561132245 ps
T306 /workspace/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.3293312346 Jul 24 05:45:59 PM PDT 24 Jul 24 05:46:02 PM PDT 24 198055357 ps
T260 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_intg_err.315305971 Jul 24 05:45:51 PM PDT 24 Jul 24 05:46:02 PM PDT 24 2840182064 ps
T316 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.2131571369 Jul 24 05:45:28 PM PDT 24 Jul 24 05:45:31 PM PDT 24 124728782 ps
T307 /workspace/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.564378189 Jul 24 05:45:50 PM PDT 24 Jul 24 05:45:52 PM PDT 24 94862876 ps
T308 /workspace/coverage/cover_reg_top/4.otp_ctrl_same_csr_outstanding.2148092097 Jul 24 05:45:41 PM PDT 24 Jul 24 05:45:43 PM PDT 24 345686047 ps
T344 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.4230444802 Jul 24 05:46:00 PM PDT 24 Jul 24 05:46:11 PM PDT 24 2503581676 ps
T1196 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_mem_rw_with_rand_reset.1177309613 Jul 24 05:45:53 PM PDT 24 Jul 24 05:45:56 PM PDT 24 1027935449 ps
T291 /workspace/coverage/cover_reg_top/11.otp_ctrl_csr_rw.4180241484 Jul 24 05:45:52 PM PDT 24 Jul 24 05:45:55 PM PDT 24 178894181 ps
T341 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.3801957147 Jul 24 05:45:46 PM PDT 24 Jul 24 05:45:57 PM PDT 24 1202296496 ps
T309 /workspace/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.2475936263 Jul 24 05:45:45 PM PDT 24 Jul 24 05:45:47 PM PDT 24 49318379 ps
T1197 /workspace/coverage/cover_reg_top/39.otp_ctrl_intr_test.4166948051 Jul 24 05:46:05 PM PDT 24 Jul 24 05:46:07 PM PDT 24 38795651 ps
T1198 /workspace/coverage/cover_reg_top/31.otp_ctrl_intr_test.2851648669 Jul 24 05:46:04 PM PDT 24 Jul 24 05:46:06 PM PDT 24 569995110 ps
T1199 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_errors.1802210202 Jul 24 05:45:41 PM PDT 24 Jul 24 05:45:46 PM PDT 24 77914204 ps
T1200 /workspace/coverage/cover_reg_top/5.otp_ctrl_intr_test.3686668449 Jul 24 05:45:49 PM PDT 24 Jul 24 05:45:50 PM PDT 24 98551502 ps
T1201 /workspace/coverage/cover_reg_top/34.otp_ctrl_intr_test.2849915070 Jul 24 05:46:03 PM PDT 24 Jul 24 05:46:05 PM PDT 24 572229213 ps
T1202 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_errors.3343882736 Jul 24 05:46:00 PM PDT 24 Jul 24 05:46:06 PM PDT 24 262872324 ps
T1203 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_errors.2897451712 Jul 24 05:45:59 PM PDT 24 Jul 24 05:46:04 PM PDT 24 1376056872 ps
T1204 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_rw.2220886739 Jul 24 05:45:46 PM PDT 24 Jul 24 05:45:48 PM PDT 24 40925756 ps
T1205 /workspace/coverage/cover_reg_top/38.otp_ctrl_intr_test.2184498831 Jul 24 05:46:03 PM PDT 24 Jul 24 05:46:05 PM PDT 24 47940241 ps
T310 /workspace/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.1044183593 Jul 24 05:45:37 PM PDT 24 Jul 24 05:45:40 PM PDT 24 80911286 ps
T311 /workspace/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.2426620990 Jul 24 05:45:39 PM PDT 24 Jul 24 05:45:42 PM PDT 24 133634507 ps
T1206 /workspace/coverage/cover_reg_top/0.otp_ctrl_intr_test.1036690749 Jul 24 05:45:26 PM PDT 24 Jul 24 05:45:27 PM PDT 24 53012819 ps
T1207 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.1943255286 Jul 24 05:45:52 PM PDT 24 Jul 24 05:45:56 PM PDT 24 411166015 ps
T264 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.1489551818 Jul 24 05:45:52 PM PDT 24 Jul 24 05:46:11 PM PDT 24 1311819439 ps
T292 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_rw.2939688819 Jul 24 05:45:54 PM PDT 24 Jul 24 05:45:56 PM PDT 24 537228335 ps
T1208 /workspace/coverage/cover_reg_top/15.otp_ctrl_intr_test.1080011466 Jul 24 05:45:56 PM PDT 24 Jul 24 05:45:58 PM PDT 24 41306524 ps
T343 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.1683001775 Jul 24 05:45:52 PM PDT 24 Jul 24 05:46:19 PM PDT 24 19949589739 ps
T1209 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_mem_rw_with_rand_reset.2075257799 Jul 24 05:45:41 PM PDT 24 Jul 24 05:45:44 PM PDT 24 116319910 ps
T1210 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.532660321 Jul 24 05:45:57 PM PDT 24 Jul 24 05:46:00 PM PDT 24 78968553 ps
T346 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.2688730841 Jul 24 05:45:34 PM PDT 24 Jul 24 05:45:45 PM PDT 24 1318993062 ps
T1211 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_errors.2876354851 Jul 24 05:45:47 PM PDT 24 Jul 24 05:45:53 PM PDT 24 169697951 ps
T1212 /workspace/coverage/cover_reg_top/42.otp_ctrl_intr_test.1573182303 Jul 24 05:46:01 PM PDT 24 Jul 24 05:46:03 PM PDT 24 38859666 ps
T293 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_rw.2044257855 Jul 24 05:45:37 PM PDT 24 Jul 24 05:45:38 PM PDT 24 138318273 ps
T347 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_intg_err.3403864708 Jul 24 05:45:57 PM PDT 24 Jul 24 05:46:18 PM PDT 24 3410705302 ps
T1213 /workspace/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.3768930066 Jul 24 05:45:58 PM PDT 24 Jul 24 05:46:01 PM PDT 24 284528783 ps
T1214 /workspace/coverage/cover_reg_top/16.otp_ctrl_intr_test.3024619888 Jul 24 05:45:58 PM PDT 24 Jul 24 05:46:00 PM PDT 24 135561729 ps
T1215 /workspace/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.3658207550 Jul 24 05:45:52 PM PDT 24 Jul 24 05:45:55 PM PDT 24 113646321 ps
T1216 /workspace/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.2617386137 Jul 24 05:45:54 PM PDT 24 Jul 24 05:45:57 PM PDT 24 720460432 ps
T1217 /workspace/coverage/cover_reg_top/1.otp_ctrl_mem_walk.1288171594 Jul 24 05:45:33 PM PDT 24 Jul 24 05:45:34 PM PDT 24 72782971 ps
T1218 /workspace/coverage/cover_reg_top/23.otp_ctrl_intr_test.173642591 Jul 24 05:46:03 PM PDT 24 Jul 24 05:46:05 PM PDT 24 531967995 ps
T1219 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_walk.398050338 Jul 24 05:45:23 PM PDT 24 Jul 24 05:45:25 PM PDT 24 67718183 ps
T294 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_rw.3518445066 Jul 24 05:45:57 PM PDT 24 Jul 24 05:45:59 PM PDT 24 167036367 ps
T1220 /workspace/coverage/cover_reg_top/18.otp_ctrl_intr_test.2157283956 Jul 24 05:45:57 PM PDT 24 Jul 24 05:45:59 PM PDT 24 78700147 ps
T1221 /workspace/coverage/cover_reg_top/27.otp_ctrl_intr_test.2622754011 Jul 24 05:46:04 PM PDT 24 Jul 24 05:46:05 PM PDT 24 39215180 ps
T295 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.4148503159 Jul 24 05:45:46 PM PDT 24 Jul 24 05:45:51 PM PDT 24 79576654 ps
T1222 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.1820472265 Jul 24 05:45:44 PM PDT 24 Jul 24 05:45:50 PM PDT 24 218409757 ps
T1223 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.1024625268 Jul 24 05:45:28 PM PDT 24 Jul 24 05:45:38 PM PDT 24 454089116 ps
T342 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.2238077815 Jul 24 05:45:43 PM PDT 24 Jul 24 05:46:01 PM PDT 24 1274501036 ps
T1224 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_mem_rw_with_rand_reset.490938452 Jul 24 05:45:51 PM PDT 24 Jul 24 05:45:54 PM PDT 24 272644783 ps
T1225 /workspace/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.415108100 Jul 24 05:45:47 PM PDT 24 Jul 24 05:45:50 PM PDT 24 48496560 ps
T1226 /workspace/coverage/cover_reg_top/8.otp_ctrl_intr_test.2731519522 Jul 24 05:45:48 PM PDT 24 Jul 24 05:45:50 PM PDT 24 601580869 ps
T1227 /workspace/coverage/cover_reg_top/11.otp_ctrl_csr_mem_rw_with_rand_reset.3464759605 Jul 24 05:45:54 PM PDT 24 Jul 24 05:45:56 PM PDT 24 177267430 ps
T1228 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.3951048424 Jul 24 05:45:48 PM PDT 24 Jul 24 05:45:53 PM PDT 24 1637222557 ps
T1229 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_errors.3823901434 Jul 24 05:45:29 PM PDT 24 Jul 24 05:45:34 PM PDT 24 1931835356 ps
T1230 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_errors.348637228 Jul 24 05:47:17 PM PDT 24 Jul 24 05:47:23 PM PDT 24 263436510 ps
T296 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.4065678394 Jul 24 05:45:48 PM PDT 24 Jul 24 05:45:52 PM PDT 24 1589176957 ps
T263 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.1388239832 Jul 24 05:45:57 PM PDT 24 Jul 24 05:46:15 PM PDT 24 2238244248 ps
T1231 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_walk.4114858871 Jul 24 05:45:43 PM PDT 24 Jul 24 05:45:44 PM PDT 24 535810594 ps
T1232 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.3030930601 Jul 24 05:45:44 PM PDT 24 Jul 24 05:45:45 PM PDT 24 137755472 ps
T1233 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_walk.15548595 Jul 24 05:45:32 PM PDT 24 Jul 24 05:45:33 PM PDT 24 45162777 ps
T1234 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.1914674170 Jul 24 05:45:25 PM PDT 24 Jul 24 05:45:27 PM PDT 24 37333782 ps
T1235 /workspace/coverage/cover_reg_top/25.otp_ctrl_intr_test.1864200501 Jul 24 05:46:00 PM PDT 24 Jul 24 05:46:01 PM PDT 24 41230144 ps
T1236 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.2988014527 Jul 24 05:45:40 PM PDT 24 Jul 24 05:45:42 PM PDT 24 241389808 ps
T1237 /workspace/coverage/cover_reg_top/18.otp_ctrl_csr_rw.1957814181 Jul 24 05:46:00 PM PDT 24 Jul 24 05:46:02 PM PDT 24 556614327 ps
T297 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.3768991590 Jul 24 05:45:37 PM PDT 24 Jul 24 05:45:40 PM PDT 24 1431568386 ps
T1238 /workspace/coverage/cover_reg_top/49.otp_ctrl_intr_test.2690959187 Jul 24 05:46:01 PM PDT 24 Jul 24 05:46:03 PM PDT 24 45142171 ps
T1239 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.1574381542 Jul 24 05:45:47 PM PDT 24 Jul 24 05:45:49 PM PDT 24 128845672 ps
T1240 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.3858528518 Jul 24 05:45:30 PM PDT 24 Jul 24 05:45:40 PM PDT 24 486199290 ps
T1241 /workspace/coverage/cover_reg_top/14.otp_ctrl_intr_test.4130593532 Jul 24 05:46:00 PM PDT 24 Jul 24 05:46:02 PM PDT 24 557354810 ps
T1242 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.488835920 Jul 24 05:45:36 PM PDT 24 Jul 24 05:45:39 PM PDT 24 1047857651 ps
T1243 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_errors.1615631781 Jul 24 05:46:00 PM PDT 24 Jul 24 05:46:05 PM PDT 24 1016483581 ps
T1244 /workspace/coverage/cover_reg_top/7.otp_ctrl_intr_test.2643828201 Jul 24 05:45:47 PM PDT 24 Jul 24 05:45:49 PM PDT 24 77774445 ps
T1245 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_rw.1004783591 Jul 24 05:45:29 PM PDT 24 Jul 24 05:45:30 PM PDT 24 43125020 ps
T1246 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.3631675625 Jul 24 05:45:31 PM PDT 24 Jul 24 05:45:36 PM PDT 24 223624205 ps
T345 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.2305548992 Jul 24 05:45:24 PM PDT 24 Jul 24 05:45:35 PM PDT 24 1816714959 ps
T1247 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.647904155 Jul 24 05:45:37 PM PDT 24 Jul 24 05:45:43 PM PDT 24 309573864 ps
T1248 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.1681651909 Jul 24 05:45:52 PM PDT 24 Jul 24 05:46:04 PM PDT 24 2507929864 ps
T1249 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.646175401 Jul 24 05:45:37 PM PDT 24 Jul 24 05:45:43 PM PDT 24 1578687800 ps
T1250 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_rw.2104264363 Jul 24 05:45:48 PM PDT 24 Jul 24 05:45:50 PM PDT 24 124951871 ps
T1251 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_rw.1102330650 Jul 24 05:45:51 PM PDT 24 Jul 24 05:45:52 PM PDT 24 42243839 ps
T1252 /workspace/coverage/cover_reg_top/4.otp_ctrl_intr_test.945116709 Jul 24 05:45:41 PM PDT 24 Jul 24 05:45:44 PM PDT 24 524267730 ps
T303 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_rw.2488571108 Jul 24 05:45:48 PM PDT 24 Jul 24 05:45:50 PM PDT 24 56630736 ps
T1253 /workspace/coverage/cover_reg_top/36.otp_ctrl_intr_test.1664388156 Jul 24 05:46:04 PM PDT 24 Jul 24 05:46:07 PM PDT 24 565524040 ps
T1254 /workspace/coverage/cover_reg_top/46.otp_ctrl_intr_test.3940504395 Jul 24 05:46:04 PM PDT 24 Jul 24 05:46:05 PM PDT 24 77912150 ps
T1255 /workspace/coverage/cover_reg_top/44.otp_ctrl_intr_test.1899176173 Jul 24 05:46:02 PM PDT 24 Jul 24 05:46:03 PM PDT 24 40844373 ps
T1256 /workspace/coverage/cover_reg_top/18.otp_ctrl_csr_mem_rw_with_rand_reset.3817811589 Jul 24 05:45:57 PM PDT 24 Jul 24 05:46:01 PM PDT 24 1691396241 ps
T1257 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_errors.1693677208 Jul 24 05:45:51 PM PDT 24 Jul 24 05:45:56 PM PDT 24 129923819 ps
T1258 /workspace/coverage/cover_reg_top/10.otp_ctrl_intr_test.1539974386 Jul 24 05:45:53 PM PDT 24 Jul 24 05:45:55 PM PDT 24 133680366 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%