Unified Coverage Report :: Group :: tb.dut.u_otp_ctrl_cov_if::flash_data_req_condition_cg

Group : tb.dut.u_otp_ctrl_cov_if::flash_data_req_condition_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_otp_ctrl_cov_0/otp_ctrl_cov_if.sv

---

Summary for Group tb.dut.u_otp_ctrl_cov_if::flash_data_req_condition_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	12	0	12	100.00

Variables for Group tb.dut.u_otp_ctrl_cov_if::flash_data_req_condition_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
flash_data_req_during_flash_addr_req	2	0	2	100.00	100	1	1	2
flash_data_req_during_lc_esc	2	0	2	100.00	100	1	1	0
flash_data_req_during_otbn_req	2	0	2	100.00	100	1	1	2
flash_data_req_during_otp_idle	2	0	2	100.00	100	1	1	2
flash_data_req_during_sram_0_req	2	0	2	100.00	100	1	1	2
flash_data_req_during_sram_1_req	2	0	2	100.00	100	1	1	2

Summary for Variable flash_data_req_during_flash_addr_req

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for flash_data_req_during_flash_addr_req

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

12629

1

T4

22

T5

63

T6

18

auto[1]

771

1

T5

1

T7

23

T13

4

---

Summary for Variable flash_data_req_during_lc_esc

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	2	0	2	100.00

User Defined Bins for flash_data_req_during_lc_esc

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

lc_esc_off

13360

1

T4

22

T5

64

T6

18

lc_esc_on

40

1

T102

1

T250

1

T251

1

---

Summary for Variable flash_data_req_during_otbn_req

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for flash_data_req_during_otbn_req

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

12643

1

T4

22

T5

62

T6

18

auto[1]

757

1

T5

2

T7

15

T13

11

---

Summary for Variable flash_data_req_during_otp_idle

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for flash_data_req_during_otp_idle

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

2029

1

T5

28

T6

11

T102

1

auto[1]

11371

1

T4

22

T5

36

T6

7

---

Summary for Variable flash_data_req_during_sram_0_req

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for flash_data_req_during_sram_0_req

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

11262

1

T4

22

T5

61

T6

18

auto[1]

2138

1

T5

3

T7

16

T13

36

---

Summary for Variable flash_data_req_during_sram_1_req

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for flash_data_req_during_sram_1_req

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

12942

1

T4

22

T5

63

T6

18

auto[1]

458

1

T5

1

T7

14

T13

6