dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10263 1 T1 3 T2 12 T3 3
true 16844 1 T1 5 T2 16 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 11126 1 T1 3 T2 13 T3 3
true 16889 1 T1 5 T2 16 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T24 2 T6 2 T35 2
others[1] 88 1 T94 2 T184 2 T143 4
others[2] 78 1 T6 2 T94 2 T143 2
others[3] 90 1 T94 4 T185 2 T143 2
others[4] 84 1 T24 2 T6 2 T94 2
others[5] 100 1 T88 4 T143 2 T210 2
others[6] 88 1 T94 2 T143 2 T210 2
others[7] 122 1 T24 2 T6 2 T93 2
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 62 1 T93 2 T94 4 T143 2
others[1] 80 1 T6 2 T94 6 T143 2
others[2] 84 1 T87 2 T94 4 T95 2
others[3] 98 1 T6 2 T91 2 T94 2
others[4] 84 1 T6 4 T91 2 T94 2
others[5] 78 1 T6 2 T86 2 T391 2
others[6] 76 1 T6 2 T210 2 T211 2
others[7] 112 1 T24 2 T6 4 T88 2
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T6 2 T89 2 T94 6
others[1] 92 1 T94 2 T96 2 T211 2
others[2] 82 1 T93 2 T94 4 T185 2
others[3] 88 1 T89 2 T94 2 T392 2
others[4] 58 1 T9 2 T24 2 T143 2
others[5] 68 1 T6 2 T86 2 T143 2
others[6] 86 1 T6 2 T87 2 T93 2
others[7] 108 1 T6 2 T88 4 T94 2
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T6 2 T88 2 T89 2
others[1] 62 1 T24 2 T87 2 T93 2
others[2] 50 1 T24 2 T6 2 T87 2
others[3] 80 1 T9 4 T93 2 T89 2
others[4] 56 1 T143 2 T391 4 T211 2
others[5] 62 1 T6 4 T95 2 T96 2
others[6] 74 1 T9 2 T184 2 T143 2
others[7] 78 1 T24 2 T6 2 T89 2
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 82 1 T88 2 T93 2 T94 4
others[1] 90 1 T9 2 T6 2 T89 2
others[2] 92 1 T6 2 T89 4 T96 2
others[3] 94 1 T143 4 T25 2 T187 2
others[4] 106 1 T89 2 T94 2 T96 2
others[5] 66 1 T9 2 T6 2 T88 2
others[6] 74 1 T86 2 T143 6 T393 2
others[7] 116 1 T6 2 T93 2 T94 4
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 34 1 T94 4 T186 2 T350 2
others[1] 34 1 T6 2 T143 4 T187 2
others[2] 28 1 T86 2 T210 2 T211 2
others[3] 40 1 T6 2 T143 2 T187 2
others[4] 30 1 T183 2 T211 2 T212 2
others[5] 24 1 T143 2 T210 2 T394 2
others[6] 32 1 T212 2 T258 2 T243 4
others[7] 44 1 T94 2 T212 2 T395 2
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 108 1 T9 2 T86 2 T94 4
others[1] 71 1 T88 2 T71 3 T96 2
others[2] 92 1 T91 2 T94 2 T143 2
others[3] 98 1 T6 2 T89 2 T94 2
others[4] 82 1 T6 4 T143 2 T396 2
others[5] 74 1 T9 2 T24 2 T6 2
others[6] 92 1 T86 2 T96 2 T70 2
others[7] 126 1 T24 2 T6 2 T92 2
false 14359 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 108 1 T9 2 T86 2 T91 2
others[1] 84 1 T91 2 T396 2 T393 4
others[2] 92 1 T24 2 T94 4 T143 4
others[3] 106 1 T89 2 T92 2 T187 2
others[4] 66 1 T6 2 T93 2 T74 2
others[5] 84 1 T24 2 T88 2 T94 2
others[6] 86 1 T6 2 T393 2 T187 4
others[7] 114 1 T9 2 T6 4 T90 2
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T24 2 T95 2 T211 2
others[1] 110 1 T89 2 T94 2 T184 2
others[2] 94 1 T9 2 T6 2 T35 2
others[3] 108 1 T94 2 T143 4 T393 4
others[4] 86 1 T6 2 T86 2 T87 2
others[5] 84 1 T24 2 T87 2 T143 2
others[6] 66 1 T94 2 T95 4 T74 2
others[7] 124 1 T9 2 T6 2 T86 2
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T88 2 T91 2 T94 4
others[1] 94 1 T94 4 T143 2 T393 2
others[2] 70 1 T24 2 T6 4 T93 2
others[3] 88 1 T86 4 T184 2 T143 2
others[4] 80 1 T6 2 T93 2 T94 2
others[5] 72 1 T93 2 T91 2 T391 2
others[6] 88 1 T88 2 T93 2 T94 2
others[7] 114 1 T24 2 T6 4 T88 2
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T9 2 T89 2 T92 2
others[1] 74 1 T87 2 T88 2 T397 2
others[2] 78 1 T94 2 T96 2 T398 2
others[3] 92 1 T24 2 T6 2 T94 2
others[4] 94 1 T9 2 T88 2 T89 2
others[5] 94 1 T24 2 T94 2 T143 2
others[6] 118 1 T91 2 T143 2 T393 2
others[7] 112 1 T6 2 T96 2 T143 6
false 14360 1 T1 4 T2 13 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 35 1 T2 1 T12 1 T13 1
others[1] 29 1 T2 1 T12 1 T120 3
others[2] 38 1 T2 1 T14 1 T120 2
others[3] 25 1 T2 1 T5 1 T14 1
others[4] 17 1 T399 1 T352 1 T343 1
others[5] 28 1 T231 1 T399 1 T400 1
others[6] 30 1 T12 2 T283 1 T120 1
others[7] 46 1 T2 1 T13 1 T94 2
false 14360 1 T1 4 T2 13 T3 4
true 2308 1 T2 4 T5 2 T7 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 26 1 T120 2 T399 2 T234 1
others[1] 39 1 T2 2 T5 1 T12 1
others[2] 33 1 T120 1 T400 1 T352 1
others[3] 24 1 T2 1 T12 1 T352 1
others[4] 35 1 T12 1 T13 1 T94 2
others[5] 23 1 T14 1 T120 1 T401 2
others[6] 31 1 T13 1 T284 1 T286 2
others[7] 37 1 T2 2 T12 1 T286 1
false 11601 1 T1 4 T2 13 T3 3
true 19107 1 T1 5 T2 19 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T88 2 T94 2 T96 2
others[1] 104 1 T6 4 T35 2 T184 2
others[2] 78 1 T93 4 T94 2 T143 4
others[3] 74 1 T24 2 T6 2 T88 2
others[4] 90 1 T94 2 T143 4 T210 4
others[5] 82 1 T24 2 T94 2 T96 2
others[6] 108 1 T24 2 T94 4 T185 2
others[7] 108 1 T6 2 T143 4 T402 2
false 7954 1 T1 2 T2 13 T3 3
true 16945 1 T1 4 T2 16 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 66 1 T94 4 T96 2 T143 2
others[1] 80 1 T6 6 T91 2 T403 2
others[2] 78 1 T94 4 T143 2 T404 2
others[3] 70 1 T94 2 T143 2 T405 2
others[4] 82 1 T6 2 T86 2 T87 2
others[5] 90 1 T6 2 T94 4 T95 2
others[6] 90 1 T24 2 T6 2 T93 2
others[7] 118 1 T6 4 T93 2 T94 2
false 7045 1 T1 3 T2 12 T3 2
true 16704 1 T1 5 T2 16 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T6 2 T184 2 T143 2
others[1] 92 1 T86 2 T90 2 T94 2
others[2] 106 1 T89 4 T185 2 T143 2
others[3] 60 1 T6 2 T94 4 T211 2
others[4] 84 1 T9 2 T6 2 T87 2
others[5] 92 1 T93 2 T89 2 T94 4
others[6] 78 1 T88 2 T393 2 T406 2
others[7] 76 1 T24 2 T6 2 T88 2
false 7476 1 T1 1 T2 13 T3 2
true 16729 1 T1 4 T2 16 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 44 1 T120 1 T286 4 T407 2
others[1] 30 1 T13 3 T206 1 T120 2
others[2] 37 1 T12 2 T13 1 T283 1
others[3] 33 1 T2 1 T66 2 T14 1
others[4] 25 1 T2 1 T12 1 T206 1
others[5] 31 1 T12 1 T13 1 T286 2
others[6] 33 1 T94 2 T206 1 T233 2
others[7] 39 1 T2 1 T12 1 T94 2
false 11531 1 T1 4 T2 13 T3 3
true 19060 1 T1 5 T2 20 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 68 1 T88 2 T93 2 T89 2
others[1] 68 1 T9 4 T24 2 T6 2
others[2] 72 1 T24 2 T6 2 T96 2
others[3] 76 1 T6 2 T94 2 T95 2
others[4] 74 1 T9 2 T87 2 T89 2
others[5] 68 1 T6 2 T94 2 T211 2
others[6] 52 1 T6 2 T89 2 T143 2
others[7] 80 1 T24 2 T87 2 T184 2
false 9041 1 T1 2 T2 13 T3 3
true 16928 1 T1 4 T2 16 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 28 1 T84 2 T12 1 T94 2
others[1] 36 1 T13 1 T286 4 T253 1
others[2] 36 1 T13 2 T206 1 T392 2
others[3] 23 1 T12 1 T155 1 T80 2
others[4] 28 1 T6 2 T14 2 T408 1
others[5] 29 1 T223 1 T231 2 T399 1
others[6] 27 1 T12 1 T145 1 T212 2
others[7] 44 1 T2 1 T87 2 T12 1
false 11483 1 T1 4 T2 13 T3 3
true 19052 1 T1 6 T2 20 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T88 2 T95 2 T143 4
others[1] 90 1 T6 4 T94 4 T25 2
others[2] 86 1 T9 2 T89 2 T94 2
others[3] 98 1 T6 2 T88 2 T94 2
others[4] 88 1 T86 2 T94 2 T96 2
others[5] 94 1 T96 2 T74 2 T143 2
others[6] 66 1 T89 2 T94 2 T398 2
others[7] 102 1 T9 2 T6 2 T93 4
false 7828 1 T1 2 T2 13 T3 3
true 16866 1 T1 4 T2 16 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 25 1 T13 1 T94 2 T286 1
others[1] 29 1 T2 1 T120 1 T286 1
others[2] 38 1 T84 2 T12 1 T13 1
others[3] 47 1 T12 2 T13 1 T14 2
others[4] 34 1 T12 1 T284 1 T120 1
others[5] 26 1 T24 2 T283 1 T120 1
others[6] 33 1 T12 1 T283 1 T211 2
others[7] 45 1 T2 1 T145 1 T143 2
false 11437 1 T1 4 T2 13 T3 3
true 19024 1 T1 6 T2 20 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 24 1 T409 2 T350 2 T410 2
others[1] 36 1 T6 2 T183 2 T143 2
others[2] 30 1 T6 2 T187 2 T210 2
others[3] 42 1 T94 4 T143 4 T187 2
others[4] 34 1 T143 2 T212 2 T243 2
others[5] 36 1 T94 2 T258 2 T411 2
others[6] 30 1 T86 2 T211 4 T412 2
others[7] 34 1 T186 2 T212 2 T26 2
false 9988 1 T1 4 T2 13 T3 3
true 16908 1 T1 5 T2 16 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 103 1 T88 2 T91 2 T71 3
others[1] 82 1 T94 2 T96 2 T143 4
others[2] 98 1 T123 2 T186 2 T220 4
others[3] 84 1 T24 2 T6 4 T94 2
others[4] 90 1 T6 2 T86 4 T94 2
others[5] 78 1 T9 2 T96 2 T143 2
others[6] 104 1 T9 2 T24 2 T6 2
others[7] 104 1 T6 2 T89 2 T90 2
false 7115 1 T1 3 T2 12 T3 2
true 16710 1 T1 5 T2 16 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 76 1 T9 2 T93 2 T89 2
others[1] 110 1 T9 2 T6 2 T94 2
others[2] 70 1 T391 4 T211 4 T212 4
others[3] 82 1 T92 2 T143 4 T187 2
others[4] 104 1 T24 2 T6 4 T92 2
others[5] 104 1 T24 2 T86 2 T90 2
others[6] 92 1 T94 4 T393 2 T187 2
others[7] 102 1 T6 2 T88 2 T74 2
false 7115 1 T1 3 T2 12 T3 2
true 16711 1 T1 5 T2 16 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T9 2 T87 2 T94 2
others[1] 86 1 T24 2 T86 2 T143 2
others[2] 98 1 T6 2 T94 2 T95 2
others[3] 84 1 T6 2 T35 2 T94 4
others[4] 84 1 T86 2 T87 2 T89 2
others[5] 108 1 T94 2 T95 2 T74 2
others[6] 84 1 T95 2 T143 2 T25 2
others[7] 116 1 T9 2 T24 2 T6 2
false 6535 1 T1 1 T2 12 T3 1
true 16693 1 T1 4 T2 16 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T86 2 T88 2 T91 2
others[1] 88 1 T6 2 T86 2 T93 4
others[2] 68 1 T393 2 T404 2 T212 2
others[3] 74 1 T6 2 T91 2 T123 2
others[4] 70 1 T94 4 T95 2 T74 2
others[5] 100 1 T24 2 T93 2 T94 6
others[6] 100 1 T6 2 T88 2 T184 2
others[7] 106 1 T24 2 T6 4 T88 2
false 6535 1 T1 1 T2 12 T3 1
true 16693 1 T1 4 T2 16 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 74 1 T6 2 T87 2 T143 4
others[1] 74 1 T6 2 T86 2 T92 2
others[2] 74 1 T88 2 T143 4 T402 2
others[3] 64 1 T94 2 T123 2 T143 2
others[4] 54 1 T6 2 T143 2 T413 2
others[5] 88 1 T6 4 T94 2 T143 6
others[6] 72 1 T6 4 T93 2 T89 2
others[7] 66 1 T9 2 T6 2 T86 2
false 6922 1 T1 3 T2 10 T3 1
true 18047 1 T1 7 T2 21 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 60 1 T6 2 T94 2 T143 6
others[1] 66 1 T6 2 T93 2 T92 2
others[2] 80 1 T6 2 T94 4 T143 6
others[3] 70 1 T6 2 T94 2 T74 2
others[4] 72 1 T88 2 T94 2 T96 2
others[5] 56 1 T88 2 T94 2 T393 2
others[6] 68 1 T6 2 T86 2 T143 6
others[7] 60 1 T88 2 T89 4 T212 2
false 6922 1 T1 3 T2 10 T3 1
true 18047 1 T1 7 T2 21 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 33 1 T2 1 T12 1 T145 1
others[1] 39 1 T2 2 T12 2 T13 1
others[2] 28 1 T2 1 T286 2 T223 1
others[3] 33 1 T14 1 T284 1 T231 2
others[4] 38 1 T13 1 T284 1 T231 2
others[5] 29 1 T66 2 T120 2 T286 1
others[6] 29 1 T13 1 T143 2 T414 2
others[7] 36 1 T13 3 T120 1 T286 1
false 11681 1 T1 4 T2 13 T3 3
true 19173 1 T1 5 T2 20 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T9 2 T92 2 T211 2
others[1] 84 1 T24 2 T88 2 T94 2
others[2] 94 1 T9 2 T89 2 T94 2
others[3] 106 1 T87 2 T88 2 T91 2
others[4] 104 1 T143 2 T211 6 T403 2
others[5] 74 1 T6 2 T96 2 T404 2
others[6] 94 1 T94 2 T96 2 T143 8
others[7] 112 1 T24 2 T6 2 T89 2
false 7845 1 T1 2 T2 13 T3 3
true 16914 1 T1 4 T2 16 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 33 1 T12 1 T206 1 T120 1
others[1] 39 1 T66 2 T12 1 T13 1
others[2] 37 1 T2 2 T12 1 T94 2
others[3] 30 1 T206 2 T233 2 T120 1
others[4] 29 1 T2 1 T12 1 T286 1
others[5] 34 1 T120 1 T286 1 T344 2
others[6] 22 1 T13 2 T286 2 T231 1
others[7] 48 1 T12 1 T13 2 T94 2
false 14360 1 T1 4 T2 13 T3 4
true 2303 1 T2 5 T5 1 T7 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%