dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10111 1 T1 2 T2 1 T3 6
true 16543 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10993 1 T1 2 T2 1 T3 6
true 16590 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 78 1 T106 4 T64 2 T66 2
others[1] 68 1 T22 2 T31 2 T106 2
others[2] 96 1 T105 2 T64 2 T23 2
others[3] 100 1 T105 2 T106 2 T64 2
others[4] 84 1 T31 2 T64 2 T198 2
others[5] 106 1 T21 2 T106 6 T64 4
others[6] 84 1 T21 2 T200 2 T136 2
others[7] 138 1 T21 2 T106 6 T64 2
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T106 2 T198 2 T23 2
others[1] 72 1 T257 2 T141 2 T146 2
others[2] 102 1 T5 2 T106 4 T366 2
others[3] 62 1 T5 2 T115 2 T200 2
others[4] 108 1 T106 2 T64 2 T66 4
others[5] 66 1 T106 6 T32 2 T367 2
others[6] 88 1 T31 2 T109 2 T114 4
others[7] 114 1 T31 2 T106 2 T64 2
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 112 1 T106 4 T64 2 T130 2
others[1] 74 1 T106 2 T32 2 T64 2
others[2] 88 1 T290 2 T79 8 T332 4
others[3] 82 1 T106 6 T64 2 T109 2
others[4] 70 1 T200 2 T368 2 T133 2
others[5] 80 1 T5 2 T105 2 T106 2
others[6] 98 1 T64 2 T66 2 T369 2
others[7] 132 1 T105 2 T32 4 T112 2
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 78 1 T21 4 T106 2 T64 2
others[1] 66 1 T64 2 T251 4 T79 4
others[2] 62 1 T105 2 T130 2 T370 2
others[3] 64 1 T331 2 T371 2 T372 4
others[4] 56 1 T105 2 T64 2 T109 2
others[5] 68 1 T22 2 T106 2 T370 2
others[6] 44 1 T64 2 T197 2 T373 2
others[7] 96 1 T5 2 T130 2 T370 2
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T21 2 T31 4 T64 2
others[1] 74 1 T21 2 T106 2 T109 2
others[2] 92 1 T106 2 T107 2 T64 2
others[3] 100 1 T22 2 T106 2 T107 2
others[4] 84 1 T105 2 T76 2 T200 2
others[5] 96 1 T369 2 T55 2 T370 2
others[6] 78 1 T106 4 T370 2 T374 2
others[7] 108 1 T31 2 T106 8 T107 2
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 30 1 T76 2 T114 2 T148 2
others[1] 16 1 T115 2 T289 2 T290 2
others[2] 32 1 T106 4 T112 2 T64 2
others[3] 28 1 T200 4 T375 2 T149 2
others[4] 32 1 T106 2 T148 2 T290 2
others[5] 28 1 T106 2 T200 2 T133 2
others[6] 26 1 T224 2 T136 2 T376 2
others[7] 46 1 T106 4 T114 4 T133 2
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T5 2 T31 2 T106 4
others[1] 98 1 T106 4 T32 2 T374 2
others[2] 110 1 T22 2 T105 2 T106 2
others[3] 96 1 T109 2 T66 2 T113 2
others[4] 96 1 T105 2 T106 2 T32 2
others[5] 114 1 T105 4 T106 4 T107 2
others[6] 100 1 T64 4 T108 2 T114 2
others[7] 128 1 T105 2 T106 2 T64 2
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 76 1 T106 2 T369 2 T79 4
others[1] 90 1 T21 2 T105 2 T106 4
others[2] 98 1 T106 2 T23 2 T55 2
others[3] 108 1 T106 4 T115 2 T130 2
others[4] 104 1 T31 4 T107 2 T64 2
others[5] 86 1 T22 2 T64 2 T108 2
others[6] 80 1 T21 2 T22 2 T366 2
others[7] 114 1 T105 2 T64 2 T148 2
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 106 1 T31 2 T106 6 T32 2
others[1] 90 1 T5 2 T106 4 T64 2
others[2] 88 1 T21 4 T114 2 T148 2
others[3] 72 1 T130 4 T79 2 T146 2
others[4] 134 1 T21 6 T64 4 T55 2
others[5] 90 1 T23 2 T148 2 T377 2
others[6] 82 1 T105 2 T106 2 T197 2
others[7] 142 1 T21 4 T22 2 T32 2
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T5 2 T76 2 T32 2
others[1] 100 1 T106 4 T64 4 T39 2
others[2] 90 1 T106 2 T64 2 T114 2
others[3] 98 1 T22 2 T31 2 T106 2
others[4] 80 1 T22 2 T31 2 T105 2
others[5] 96 1 T106 2 T64 2 T108 2
others[6] 84 1 T106 2 T64 2 T109 2
others[7] 132 1 T21 2 T123 2 T106 8
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T31 4 T174 2 T366 2
others[1] 98 1 T64 2 T109 2 T369 2
others[2] 78 1 T76 2 T106 4 T66 2
others[3] 86 1 T106 6 T64 2 T115 2
others[4] 84 1 T22 2 T108 2 T114 2
others[5] 84 1 T5 2 T105 2 T106 2
others[6] 68 1 T21 2 T107 2 T64 2
others[7] 116 1 T106 4 T107 2 T197 2
false 14177 1 T1 3 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 34 1 T162 1 T163 1 T144 2
others[1] 40 1 T5 2 T7 1 T11 4
others[2] 37 1 T7 1 T31 2 T106 2
others[3] 38 1 T7 1 T111 1 T144 2
others[4] 25 1 T207 1 T64 2 T235 1
others[5] 31 1 T7 2 T11 2 T162 1
others[6] 42 1 T4 1 T144 2 T235 1
others[7] 35 1 T4 1 T111 2 T144 1
false 14177 1 T1 3 T2 4 T3 6
true 2336 1 T1 1 T3 1 T4 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 38 1 T111 1 T31 2 T378 1
others[1] 31 1 T65 1 T378 1 T13 1
others[2] 38 1 T11 1 T111 1 T144 2
others[3] 29 1 T4 1 T162 1 T144 3
others[4] 47 1 T11 3 T106 2 T163 1
others[5] 36 1 T4 1 T5 2 T7 1
others[6] 25 1 T7 2 T111 1 T231 1
others[7] 38 1 T7 2 T11 1 T162 1
false 11484 1 T1 2 T2 3 T3 6
true 18889 1 T1 4 T2 5 T3 7


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 86 1 T21 2 T105 2 T106 4
others[1] 96 1 T64 6 T109 2 T66 2
others[2] 98 1 T21 4 T23 2 T366 2
others[3] 108 1 T106 4 T64 2 T109 2
others[4] 98 1 T31 2 T105 2 T106 6
others[5] 96 1 T109 2 T198 2 T200 4
others[6] 74 1 T31 2 T106 6 T64 2
others[7] 98 1 T22 2 T64 4 T198 2
false 7783 1 T1 2 T2 3 T3 6
true 16638 1 T1 4 T2 5 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T106 6 T64 2 T257 2
others[1] 70 1 T200 2 T148 2 T133 2
others[2] 90 1 T32 2 T198 2 T23 2
others[3] 98 1 T31 2 T106 2 T114 2
others[4] 70 1 T5 2 T106 4 T64 2
others[5] 98 1 T31 2 T106 2 T114 2
others[6] 98 1 T66 2 T115 2 T366 2
others[7] 106 1 T5 2 T106 2 T109 2
false 6799 1 T1 2 T2 1 T3 6
true 16413 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T106 2 T32 2 T109 2
others[1] 98 1 T5 2 T106 2 T32 2
others[2] 96 1 T106 4 T112 2 T64 2
others[3] 80 1 T105 2 T64 2 T114 2
others[4] 104 1 T105 2 T106 2 T369 2
others[5] 82 1 T64 2 T370 2 T374 2
others[6] 80 1 T106 2 T366 2 T370 2
others[7] 102 1 T106 2 T32 2 T114 2
false 7229 1 T1 2 T2 1 T3 6
true 16419 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 33 1 T11 1 T379 2 T272 1
others[1] 32 1 T11 1 T163 1 T144 1
others[2] 30 1 T4 1 T7 1 T369 2
others[3] 33 1 T7 1 T144 1 T231 1
others[4] 42 1 T11 3 T163 1 T207 1
others[5] 34 1 T11 1 T111 2 T31 2
others[6] 35 1 T11 1 T111 2 T106 2
others[7] 28 1 T4 1 T7 1 T111 1
false 11401 1 T1 2 T2 2 T3 6
true 18821 1 T1 4 T2 4 T3 7


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 62 1 T21 2 T366 2 T380 2
others[1] 50 1 T106 2 T64 2 T148 4
others[2] 78 1 T21 2 T64 2 T66 2
others[3] 70 1 T109 2 T374 2 T368 2
others[4] 58 1 T197 2 T130 2 T370 2
others[5] 74 1 T5 2 T22 2 T64 4
others[6] 68 1 T141 2 T371 4 T372 2
others[7] 74 1 T105 4 T106 2 T109 2
false 8858 1 T1 2 T2 2 T3 6
true 16629 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 38 1 T3 1 T4 1 T7 1
others[1] 34 1 T4 1 T11 1 T78 1
others[2] 27 1 T235 1 T272 1 T381 2
others[3] 29 1 T162 1 T163 1 T207 1
others[4] 30 1 T4 2 T111 1 T106 2
others[5] 37 1 T7 1 T378 1 T235 1
others[6] 30 1 T378 1 T13 1 T233 2
others[7] 56 1 T11 2 T111 1 T162 2
false 11351 1 T1 2 T2 2 T3 6
true 18789 1 T1 4 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T105 2 T107 4 T115 2
others[1] 72 1 T106 4 T107 2 T109 2
others[2] 86 1 T31 2 T136 2 T148 4
others[3] 114 1 T106 6 T115 2 T200 2
others[4] 102 1 T106 2 T64 4 T369 2
others[5] 102 1 T106 2 T109 2 T374 2
others[6] 78 1 T21 2 T31 2 T106 2
others[7] 92 1 T21 2 T22 2 T31 2
false 7665 1 T1 2 T2 2 T3 6
true 16556 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 27 1 T4 1 T11 1 T207 1
others[1] 32 1 T11 2 T162 1 T144 2
others[2] 32 1 T7 1 T111 1 T235 1
others[3] 36 1 T4 1 T31 2 T370 2
others[4] 30 1 T4 1 T11 1 T162 1
others[5] 33 1 T7 1 T105 2 T12 1
others[6] 32 1 T272 1 T382 1 T383 1
others[7] 42 1 T11 1 T106 2 T163 1
false 11304 1 T1 2 T2 2 T3 6
true 18765 1 T1 4 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 26 1 T106 2 T200 4 T224 2
others[1] 22 1 T200 2 T290 2 T133 2
others[2] 20 1 T106 2 T112 2 T23 2
others[3] 38 1 T106 2 T375 2 T134 2
others[4] 14 1 T149 2 T384 2 T385 2
others[5] 38 1 T76 2 T64 2 T115 2
others[6] 36 1 T106 2 T136 2 T367 2
others[7] 44 1 T106 4 T114 6 T23 2
false 9856 1 T1 2 T2 2 T3 6
true 16595 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 114 1 T5 2 T31 2 T105 2
others[1] 106 1 T106 4 T32 2 T108 2
others[2] 120 1 T105 2 T115 2 T200 2
others[3] 104 1 T106 4 T64 2 T374 2
others[4] 100 1 T105 2 T32 2 T64 4
others[5] 72 1 T22 2 T105 2 T66 2
others[6] 90 1 T106 2 T64 2 T376 2
others[7] 136 1 T105 2 T106 2 T107 2
false 6902 1 T1 2 T2 1 T3 6
true 16410 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T23 2 T366 2 T224 2
others[1] 110 1 T105 2 T106 2 T64 2
others[2] 100 1 T31 2 T106 2 T64 2
others[3] 68 1 T21 2 T22 2 T31 2
others[4] 98 1 T21 2 T22 2 T106 4
others[5] 88 1 T105 2 T106 2 T107 2
others[6] 68 1 T106 2 T108 2 T79 2
others[7] 124 1 T64 2 T66 2 T224 2
false 6902 1 T1 2 T2 1 T3 6
true 16410 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T31 2 T64 2 T109 2
others[1] 108 1 T106 4 T197 2 T115 2
others[2] 114 1 T21 4 T105 2 T106 2
others[3] 84 1 T197 2 T136 2 T148 2
others[4] 96 1 T21 4 T106 6 T64 2
others[5] 82 1 T23 2 T386 2 T200 2
others[6] 112 1 T21 4 T32 4 T64 4
others[7] 110 1 T5 2 T21 2 T22 2
false 6356 1 T1 2 T2 1 T3 6
true 16394 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 74 1 T106 2 T32 2 T64 2
others[1] 96 1 T106 2 T64 6 T39 2
others[2] 110 1 T22 2 T106 2 T64 2
others[3] 122 1 T105 2 T106 10 T64 2
others[4] 86 1 T22 2 T374 2 T224 2
others[5] 90 1 T76 2 T106 2 T64 2
others[6] 94 1 T21 2 T31 4 T32 2
others[7] 98 1 T5 2 T123 2 T106 2
false 6356 1 T1 2 T2 1 T3 6
true 16394 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T106 2 T64 2 T197 2
others[1] 70 1 T105 2 T106 6 T107 2
others[2] 104 1 T64 2 T114 2 T366 2
others[3] 70 1 T106 2 T107 2 T64 2
others[4] 78 1 T21 2 T106 2 T107 2
others[5] 74 1 T21 2 T106 4 T64 4
others[6] 58 1 T114 2 T148 2 T376 2
others[7] 84 1 T66 2 T253 2 T79 2
false 6780 1 T1 2 T2 1 T3 5
true 17761 1 T1 4 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 58 1 T332 2 T141 2 T371 4
others[1] 60 1 T64 2 T66 2 T114 2
others[2] 48 1 T106 4 T290 2 T368 2
others[3] 72 1 T198 2 T366 2 T148 2
others[4] 78 1 T21 2 T106 2 T113 2
others[5] 72 1 T21 2 T105 2 T106 2
others[6] 80 1 T106 2 T64 2 T23 2
others[7] 70 1 T21 2 T106 2 T108 2
false 6780 1 T1 2 T2 1 T3 5
true 17761 1 T1 4 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 23 1 T163 1 T207 1 T144 2
others[1] 38 1 T11 2 T12 1 T144 1
others[2] 32 1 T7 1 T111 1 T162 1
others[3] 20 1 T7 1 T163 1 T207 1
others[4] 33 1 T11 1 T235 1 T251 2
others[5] 30 1 T4 2 T111 2 T105 2
others[6] 21 1 T11 1 T111 1 T207 3
others[7] 43 1 T3 1 T4 1 T7 1
false 11573 1 T1 2 T2 3 T3 6
true 18944 1 T1 4 T2 5 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 86 1 T76 2 T106 4 T115 2
others[1] 94 1 T105 2 T106 2 T64 2
others[2] 82 1 T21 2 T66 2 T374 2
others[3] 88 1 T106 2 T107 2 T109 4
others[4] 90 1 T31 4 T64 2 T79 4
others[5] 84 1 T106 4 T115 2 T200 2
others[6] 80 1 T22 2 T106 4 T64 2
others[7] 108 1 T5 2 T107 2 T114 2
false 7588 1 T1 2 T2 2 T3 6
true 16588 1 T1 4 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 31 1 T111 1 T235 2 T253 2
others[1] 25 1 T111 1 T163 1 T231 1
others[2] 34 1 T7 1 T11 2 T111 1
others[3] 44 1 T7 2 T11 1 T207 1
others[4] 31 1 T4 1 T11 1 T163 2
others[5] 26 1 T11 3 T111 1 T163 1
others[6] 33 1 T106 2 T144 1 T378 1
others[7] 43 1 T4 1 T11 1 T111 1
false 14177 1 T1 3 T2 4 T3 6
true 2331 1 T1 1 T3 1 T4 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%