Group : otp_ctrl_env_pkg::otp_ctrl_env_cov::keymgr_o_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : otp_ctrl_env_pkg::otp_ctrl_env_cov::keymgr_o_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_otp_ctrl_env_0.1/otp_ctrl_env_cov.sv



Summary for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::keymgr_o_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 0 4 100.00
Crosses 4 0 4 100.00


Variables for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::keymgr_o_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
keymgr_rd_en 2 0 2 100.00 100 1 1 2
secret2_lock 2 0 2 100.00 100 1 1 2


Crosses for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::keymgr_o_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
keymgr_output_conditions 4 0 4 100.00 100 1 1 0


Summary for Variable keymgr_rd_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for keymgr_rd_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3753 1 T4 1 T5 4 T6 3
auto[1] 2442 1 T1 1 T3 2 T5 1



Summary for Variable secret2_lock

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for secret2_lock

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4234 1 T1 1 T3 2 T4 1
auto[1] 1961 1 T5 2 T11 5 T47 4



Summary for Cross keymgr_output_conditions

Samples crossed: keymgr_rd_en secret2_lock
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for keymgr_output_conditions

Bins
keymgr_rd_ensecret2_lockCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2542 1 T4 1 T5 2 T6 3
auto[0] auto[1] 1211 1 T5 2 T11 4 T47 3
auto[1] auto[0] 1692 1 T1 1 T3 2 T5 1
auto[1] auto[1] 750 1 T11 1 T47 1 T27 7

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%