Unified Coverage Report

Go previous page

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_state_regs.AssertConnected_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_state_regs_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.FpvSecCmCntPartBufCheck_A	0	0	87543204	50	0	0
tb.dut.gen_partitions[8].gen_buffered.FpvSecCmCtrlPartBufFsmCheck_A	0	0	87543204	50	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.AccessKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.BypassEnable0_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.BypassEnable1_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.CnstyChkAckKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.DataKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.DigestKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.DigestOffsetMustBeRepresentable_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ErrorKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.InitDoneKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.InitReadLocksPartition_A	0	0	87543204	34190573	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.InitWriteLocksPartition_A	0	0	87543204	34190573	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.IntegChkAckKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OffsetMustBeBlockAligned_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpAddrKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpCmdKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpPartBufSize_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpReqKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpSizeKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpWdataKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ReadLockImpliesDigest_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ReadLockPropagation_A	0	0	87543204	2454174	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrambledImpliesDigest_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblCmdKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblDataKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblModeKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblMtxReqKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblSelKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblValidKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.SizeMustBeBlockAligned_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.WriteLockImpliesDigest_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.WriteLockPropagation_A	0	0	87543204	2298724	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_read_lock.DigestReadLocksPartition_A	0	0	87543204	20822645	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.OutputsKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_write_lock.DigestWriteLocksPartition_A	0	0	87543204	20822645	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataOutKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccErrKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.RDataOutKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_state_regs.AssertConnected_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_state_regs_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.FpvSecCmCntPartBufCheck_A	0	0	87543204	50	0	0
tb.dut.gen_partitions[9].gen_buffered.FpvSecCmCtrlPartBufFsmCheck_A	0	0	87543204	50	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.AccessKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.BypassEnable0_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.BypassEnable1_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.CnstyChkAckKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.DataKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.DigestKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.DigestOffsetMustBeRepresentable_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ErrorKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.InitDoneKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.InitReadLocksPartition_A	0	0	87543204	38377204	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.InitWriteLocksPartition_A	0	0	87543204	38377204	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.IntegChkAckKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OffsetMustBeBlockAligned_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpAddrKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpCmdKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpPartBufSize_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpReqKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpSizeKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpWdataKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ReadLockImpliesDigest_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ReadLockPropagation_A	0	0	87543204	28874140	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrambledImpliesDigest_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblCmdKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblDataKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblModeKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblMtxReqKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblSelKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblValidKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.SizeMustBeBlockAligned_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.WriteLockImpliesDigest_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.WriteLockPropagation_A	0	0	87543204	28943956	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_read_lock.DigestReadLocksPartition_A	0	0	87543204	15299081	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.OutputsKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_write_lock.DigestWriteLocksPartition_A	0	0	87543204	15299081	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataOutKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccErrKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.RDataOutKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A	0	0	87543204	86701732	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_state_regs.AssertConnected_A	0	0	1124	1124	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_state_regs_A	0	0	87543204	86701732	0	0
tb.dut.gen_reg_we_assert_generic.FpvSecCmPrimFsmCheck_A	0	0	87543204	50	0	0
tb.dut.gen_reg_we_assert_generic.FpvSecCmPrimRegWeOnehotCheck_A	0	0	87543204	50	0	0
tb.dut.otp_ctrl_core_csr_assert.TlulOOBAddrErr_A	0	0	90406517	394497	0	0
tb.dut.otp_ctrl_core_csr_assert.check_regwen_rd_A	0	0	90406517	2281	0	0
tb.dut.otp_ctrl_core_csr_assert.check_timeout_rd_A	0	0	90406517	1318	0	0
tb.dut.otp_ctrl_core_csr_assert.check_trigger_regwen_rd_A	0	0	90406517	2235	0	0
tb.dut.otp_ctrl_core_csr_assert.consistency_check_period_rd_A	0	0	90406517	2267	0	0
tb.dut.otp_ctrl_core_csr_assert.creator_sw_cfg_read_lock_rd_A	0	0	90406517	1321	0	0
tb.dut.otp_ctrl_core_csr_assert.direct_access_address_rd_A	0	0	90406517	483	0	0
tb.dut.otp_ctrl_core_csr_assert.direct_access_wdata_0_rd_A	0	0	90406517	94	0	0
tb.dut.otp_ctrl_core_csr_assert.direct_access_wdata_1_rd_A	0	0	90406517	73	0	0
tb.dut.otp_ctrl_core_csr_assert.integrity_check_period_rd_A	0	0	90406517	2238	0	0
tb.dut.otp_ctrl_core_csr_assert.intr_enable_rd_A	0	0	90406517	2883	0	0
tb.dut.otp_ctrl_core_csr_assert.owner_sw_cfg_read_lock_rd_A	0	0	90406517	1464	0	0
tb.dut.otp_ctrl_core_csr_assert.rot_creator_auth_codesign_read_lock_rd_A	0	0	90406517	1390	0	0
tb.dut.otp_ctrl_core_csr_assert.rot_creator_auth_state_read_lock_rd_A	0	0	90406517	1397	0	0
tb.dut.otp_ctrl_core_csr_assert.vendor_test_read_lock_rd_A	0	0	90406517	1362	0	0
tb.dut.prim_tlul_assert_device.aKnown_A	0	0	90406517	1869425	0	0
tb.dut.prim_tlul_assert_device.aKnown_AKnownEnable	0	0	90406517	89512668	0	0
tb.dut.prim_tlul_assert_device.aReadyKnown_A	0	0	90406517	89512668	0	0
tb.dut.prim_tlul_assert_device.dKnown_A	0	0	90406517	1676207	0	0
tb.dut.prim_tlul_assert_device.dKnown_AKnownEnable	0	0	90406517	89512668	0	0
tb.dut.prim_tlul_assert_device.dReadyKnown_A	0	0	90406517	89512668	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[0].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[100].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[101].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[102].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[103].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[104].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[105].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[106].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[107].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[108].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[109].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[10].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[110].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[111].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[112].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[113].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[114].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[115].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[116].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[117].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[118].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[119].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[11].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[120].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[121].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[122].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[123].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[124].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[125].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[126].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[127].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[128].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[129].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[12].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[130].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[131].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[132].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[133].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[134].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[135].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[136].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[137].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[138].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[139].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[13].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[140].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[141].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[142].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[143].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[144].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[145].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[146].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[147].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[148].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[149].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[14].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[150].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[151].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[152].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[153].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[154].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[155].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[156].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[157].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[158].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[159].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[15].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[160].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[161].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[162].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[163].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[164].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[165].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[166].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[167].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[168].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[169].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[16].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[170].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[171].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[172].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[173].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[174].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[175].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[176].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[177].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[178].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[179].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[17].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[180].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[181].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[182].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[183].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[184].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[185].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[186].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[187].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[188].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[189].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[18].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[190].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[191].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[192].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[193].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[194].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[195].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[196].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[197].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[198].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[199].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[19].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[1].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[200].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[201].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[202].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[203].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[204].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[205].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[206].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[207].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[208].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[209].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[20].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[210].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[211].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[212].noOutstandingReqsAtEndOfSim_A	0	0	1299	1299	0	0

Go next page

	ASSERT	PROPERTIES	SEQUENCES
Total	1457	0	20
Category 0	1457	0	20

	ASSERT	PROPERTIES	SEQUENCES
Total	1457	0	20
Severity 0	1457	0	20

	NUMBER	PERCENT
Total Number	1457	100.00
Uncovered	54	3.71
Success	1403	96.29
Failure	0	0.00
Incomplete	11	0.75
Without Attempts	5	0.34

	NUMBER	PERCENT
Total Number	20	100.00
Uncovered	0	0.00
All Matches	20	100.00
First Matches	20	100.00