Unified Coverage Report :: Group :: otp_ctrl_env_pkg::otp_ctrl_env_cov::flash_req_cg

Group : otp_ctrl_env_pkg::otp_ctrl_env_cov::flash_req_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/default/sim-vcs/../src/lowrisc_dv_otp_ctrl_env_0.1/otp_ctrl_env_cov.sv

---

Summary for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::flash_req_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	4	0	4	100.00
Crosses	4	0	4	100.00

Variables for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::flash_req_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
flash_index	2	0	2	100.00	100	1	1	0
secret1_lock	2	0	2	100.00	100	1	1	2

Crosses for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::flash_req_cg

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
flash_req_lock_cross	4	0	4	100.00	100	1	1	0

Summary for Variable flash_index

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	2	0	2	100.00

User Defined Bins for flash_index

Excluded/Illegal bins

NAME	COUNT	STATUS
il	0	Illegal

Covered bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

flash_addr_key

4463

1

T3

2

T6

14

T7

3

flash_data_key

4406

1

T3

2

T6

14

T7

3

---

Summary for Variable secret1_lock

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for secret1_lock

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

4356

1

T6

2

T12

2

T8

2

auto[1]

4513

1

T3

4

T6

26

T7

6

---

Summary for Cross flash_req_lock_cross

Samples crossed: flash_index secret1_lock

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	4	0	4	100.00

Automatically Generated Cross Bins for flash_req_lock_cross

Bins

flash_index

secret1_lock

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

flash_addr_key

auto[0]

2184

1

T6

1

T12

1

T8

1

flash_addr_key

auto[1]

2279

1

T3

2

T6

13

T7

3

flash_data_key

auto[0]

2172

1

T6

1

T12

1

T8

1

flash_data_key

auto[1]

2234

1

T3

2

T6

13

T7

3