Unified Coverage Report :: Group :: otp_ctrl_env_pkg::otp_ctrl_env_cov::dai_access_secret2_cg

Group : otp_ctrl_env_pkg::otp_ctrl_env_cov::dai_access_secret2_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_09_10/otp_ctrl-sim-vcs/default/sim-vcs/../src/lowrisc_dv_otp_ctrl_env_0.1/otp_ctrl_env_cov.sv

---

Summary for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::dai_access_secret2_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	5	0	5	100.00
Crosses	6	0	6	100.00

Variables for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::dai_access_secret2_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
dai_access_cmd	3	0	3	100.00	100	1	1	0
lc_creator_seed_sw_rw_en	2	0	2	100.00	100	1	1	2

Crosses for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::dai_access_secret2_cg

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
dai_access_secret2	6	0	6	100.00	100	1	1	0

Summary for Variable dai_access_cmd

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	3	0	3	100.00

User Defined Bins for dai_access_cmd

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
dai_digest	1694	1			T2	1		T5	1		T7	1
dai_wr	3688	1			T2	3		T4	6		T7	2
dai_rd	5581	1			T2	3		T4	7		T7	2

---

Summary for Variable lc_creator_seed_sw_rw_en

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for lc_creator_seed_sw_rw_en

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

4173

1

T130

3

T86

13

T87

4

auto[1]

6790

1

T2

7

T4

13

T5

1

---

Summary for Cross dai_access_secret2

Samples crossed: lc_creator_seed_sw_rw_en dai_access_cmd

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	6	0	6	100.00

Automatically Generated Cross Bins for dai_access_secret2

Bins

lc_creator_seed_sw_rw_en	dai_access_cmd	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
auto[0]	dai_digest	798	1			T86	1		T87	2		T88	2
auto[0]	dai_wr	1241	1			T130	2		T86	6		T87	1
auto[0]	dai_rd	2134	1			T130	1		T86	6		T87	1
auto[1]	dai_digest	896	1			T2	1		T5	1		T7	1
auto[1]	dai_wr	2447	1			T2	3		T4	6		T7	2
auto[1]	dai_rd	3447	1			T2	3		T4	7		T7	2