Summary for Variable dai_access_cmd
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
3 |
0 |
3 |
100.00 |
User Defined Bins for dai_access_cmd
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
dai_digest |
1964 |
1 |
|
|
T3 |
1 |
|
T5 |
1 |
|
T8 |
1 |
dai_wr |
3944 |
1 |
|
|
T3 |
1 |
|
T4 |
5 |
|
T5 |
1 |
dai_rd |
6364 |
1 |
|
|
T3 |
1 |
|
T4 |
5 |
|
T5 |
1 |
Summary for Variable lc_creator_seed_sw_rw_en
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for lc_creator_seed_sw_rw_en
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
4868 |
1 |
|
|
T3 |
3 |
|
T9 |
5 |
|
T106 |
1 |
auto[1] |
7404 |
1 |
|
|
T4 |
10 |
|
T5 |
3 |
|
T6 |
8 |
Summary for Cross dai_access_secret2
Samples crossed: lc_creator_seed_sw_rw_en dai_access_cmd
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins for dai_access_secret2
Bins
lc_creator_seed_sw_rw_en | dai_access_cmd | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
dai_digest |
901 |
1 |
|
|
T3 |
1 |
|
T106 |
1 |
|
T113 |
2 |
auto[0] |
dai_wr |
1424 |
1 |
|
|
T3 |
1 |
|
T9 |
3 |
|
T113 |
2 |
auto[0] |
dai_rd |
2543 |
1 |
|
|
T3 |
1 |
|
T9 |
2 |
|
T113 |
4 |
auto[1] |
dai_digest |
1063 |
1 |
|
|
T5 |
1 |
|
T8 |
1 |
|
T7 |
1 |
auto[1] |
dai_wr |
2520 |
1 |
|
|
T4 |
5 |
|
T5 |
1 |
|
T6 |
4 |
auto[1] |
dai_rd |
3821 |
1 |
|
|
T4 |
5 |
|
T5 |
1 |
|
T6 |
4 |