Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00 100.00


Total test records in report: 500
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html
T251 /workspace/coverage/default/2.prim_prince_test.1895183423 Jan 24 11:16:21 PM PST 24 Jan 24 11:16:52 PM PST 24 1399064463 ps
T252 /workspace/coverage/default/494.prim_prince_test.3660739196 Jan 24 11:24:55 PM PST 24 Jan 24 11:25:47 PM PST 24 2431820952 ps
T253 /workspace/coverage/default/176.prim_prince_test.1560019020 Jan 24 11:19:42 PM PST 24 Jan 24 11:20:34 PM PST 24 2406190532 ps
T254 /workspace/coverage/default/433.prim_prince_test.292765825 Jan 24 11:34:54 PM PST 24 Jan 24 11:36:11 PM PST 24 3511086348 ps
T255 /workspace/coverage/default/5.prim_prince_test.120534192 Jan 24 11:16:21 PM PST 24 Jan 24 11:16:47 PM PST 24 1170055073 ps
T256 /workspace/coverage/default/38.prim_prince_test.794539025 Jan 24 11:17:02 PM PST 24 Jan 24 11:17:24 PM PST 24 912369685 ps
T257 /workspace/coverage/default/291.prim_prince_test.410252736 Jan 24 11:21:51 PM PST 24 Jan 24 11:22:40 PM PST 24 2165938556 ps
T258 /workspace/coverage/default/158.prim_prince_test.2075544283 Jan 24 11:19:26 PM PST 24 Jan 24 11:20:00 PM PST 24 1642761071 ps
T259 /workspace/coverage/default/145.prim_prince_test.1821388380 Jan 24 11:19:28 PM PST 24 Jan 24 11:20:23 PM PST 24 2744810288 ps
T260 /workspace/coverage/default/345.prim_prince_test.559479049 Jan 24 11:23:00 PM PST 24 Jan 24 11:23:59 PM PST 24 2753111738 ps
T261 /workspace/coverage/default/407.prim_prince_test.3344615394 Jan 24 11:23:32 PM PST 24 Jan 24 11:24:51 PM PST 24 3582034515 ps
T262 /workspace/coverage/default/118.prim_prince_test.3256933098 Jan 24 11:19:02 PM PST 24 Jan 24 11:19:51 PM PST 24 2315091800 ps
T263 /workspace/coverage/default/74.prim_prince_test.1315081157 Jan 24 11:17:28 PM PST 24 Jan 24 11:18:14 PM PST 24 2442248819 ps
T264 /workspace/coverage/default/442.prim_prince_test.1987977471 Jan 24 11:24:14 PM PST 24 Jan 24 11:24:57 PM PST 24 2036051088 ps
T265 /workspace/coverage/default/451.prim_prince_test.3313859042 Jan 24 11:24:37 PM PST 24 Jan 24 11:25:20 PM PST 24 1876835063 ps
T266 /workspace/coverage/default/339.prim_prince_test.2038761847 Jan 24 11:22:39 PM PST 24 Jan 24 11:23:34 PM PST 24 2629067519 ps
T267 /workspace/coverage/default/230.prim_prince_test.337660957 Jan 24 11:20:57 PM PST 24 Jan 24 11:21:47 PM PST 24 2203171109 ps
T268 /workspace/coverage/default/472.prim_prince_test.3766810497 Jan 24 11:24:57 PM PST 24 Jan 24 11:25:36 PM PST 24 1866630701 ps
T269 /workspace/coverage/default/367.prim_prince_test.767491221 Jan 24 11:23:14 PM PST 24 Jan 24 11:24:06 PM PST 24 2337164083 ps
T270 /workspace/coverage/default/481.prim_prince_test.2768003811 Jan 24 11:24:52 PM PST 24 Jan 24 11:25:59 PM PST 24 3030946411 ps
T271 /workspace/coverage/default/375.prim_prince_test.1132759635 Jan 24 11:23:15 PM PST 24 Jan 24 11:23:57 PM PST 24 1927300261 ps
T272 /workspace/coverage/default/329.prim_prince_test.3202647487 Jan 24 11:22:35 PM PST 24 Jan 24 11:23:21 PM PST 24 2065455933 ps
T273 /workspace/coverage/default/88.prim_prince_test.2382521161 Jan 24 11:18:15 PM PST 24 Jan 24 11:18:57 PM PST 24 1682337655 ps
T274 /workspace/coverage/default/104.prim_prince_test.1593099646 Jan 24 11:18:35 PM PST 24 Jan 24 11:18:55 PM PST 24 856335669 ps
T275 /workspace/coverage/default/173.prim_prince_test.18005455 Jan 24 11:19:44 PM PST 24 Jan 24 11:20:07 PM PST 24 1036083058 ps
T276 /workspace/coverage/default/156.prim_prince_test.1875370492 Jan 25 12:10:14 AM PST 24 Jan 25 12:11:35 AM PST 24 3622148890 ps
T277 /workspace/coverage/default/284.prim_prince_test.3779811534 Jan 25 04:55:42 AM PST 24 Jan 25 04:56:03 AM PST 24 870918604 ps
T278 /workspace/coverage/default/428.prim_prince_test.2005088783 Jan 24 11:23:53 PM PST 24 Jan 24 11:24:23 PM PST 24 1463522639 ps
T279 /workspace/coverage/default/416.prim_prince_test.3643571096 Jan 24 11:23:49 PM PST 24 Jan 24 11:24:27 PM PST 24 1643235072 ps
T280 /workspace/coverage/default/165.prim_prince_test.3328689380 Jan 24 11:19:22 PM PST 24 Jan 24 11:20:03 PM PST 24 1976109043 ps
T281 /workspace/coverage/default/219.prim_prince_test.823463484 Jan 24 11:20:38 PM PST 24 Jan 24 11:21:56 PM PST 24 3631240575 ps
T282 /workspace/coverage/default/311.prim_prince_test.1247519358 Jan 25 04:45:53 AM PST 24 Jan 25 04:46:47 AM PST 24 2601505928 ps
T283 /workspace/coverage/default/324.prim_prince_test.2480820277 Jan 24 11:22:23 PM PST 24 Jan 24 11:22:53 PM PST 24 1430005678 ps
T284 /workspace/coverage/default/144.prim_prince_test.329278534 Jan 25 12:15:59 AM PST 24 Jan 25 12:16:54 AM PST 24 2369159113 ps
T285 /workspace/coverage/default/237.prim_prince_test.3230345742 Jan 24 11:21:16 PM PST 24 Jan 24 11:22:13 PM PST 24 2716968080 ps
T286 /workspace/coverage/default/130.prim_prince_test.2259545789 Jan 24 11:19:05 PM PST 24 Jan 24 11:20:16 PM PST 24 3526380977 ps
T287 /workspace/coverage/default/446.prim_prince_test.2115862012 Jan 24 11:24:33 PM PST 24 Jan 24 11:25:18 PM PST 24 1973375311 ps
T288 /workspace/coverage/default/60.prim_prince_test.625695074 Jan 24 11:17:23 PM PST 24 Jan 24 11:17:59 PM PST 24 1669772929 ps
T289 /workspace/coverage/default/473.prim_prince_test.220012664 Jan 24 11:24:53 PM PST 24 Jan 24 11:25:44 PM PST 24 2376092332 ps
T290 /workspace/coverage/default/109.prim_prince_test.223472691 Jan 24 11:18:33 PM PST 24 Jan 24 11:19:51 PM PST 24 3613140008 ps
T291 /workspace/coverage/default/79.prim_prince_test.979988522 Jan 24 11:17:38 PM PST 24 Jan 24 11:18:18 PM PST 24 1836119610 ps
T292 /workspace/coverage/default/279.prim_prince_test.1347577706 Jan 24 11:21:33 PM PST 24 Jan 24 11:21:51 PM PST 24 760073332 ps
T293 /workspace/coverage/default/317.prim_prince_test.680427160 Jan 24 11:22:22 PM PST 24 Jan 24 11:23:17 PM PST 24 2519600322 ps
T294 /workspace/coverage/default/364.prim_prince_test.1023323314 Jan 24 11:23:07 PM PST 24 Jan 24 11:24:12 PM PST 24 3201247600 ps
T295 /workspace/coverage/default/379.prim_prince_test.3980928217 Jan 24 11:23:16 PM PST 24 Jan 24 11:24:11 PM PST 24 2476788244 ps
T296 /workspace/coverage/default/223.prim_prince_test.3970621863 Jan 24 11:20:32 PM PST 24 Jan 24 11:21:17 PM PST 24 2192274128 ps
T297 /workspace/coverage/default/408.prim_prince_test.3050603578 Jan 24 11:23:36 PM PST 24 Jan 24 11:24:10 PM PST 24 1713459517 ps
T298 /workspace/coverage/default/103.prim_prince_test.3108450778 Jan 24 11:18:34 PM PST 24 Jan 24 11:18:52 PM PST 24 771180458 ps
T299 /workspace/coverage/default/455.prim_prince_test.547143250 Jan 24 11:24:31 PM PST 24 Jan 24 11:25:04 PM PST 24 1534482552 ps
T300 /workspace/coverage/default/24.prim_prince_test.3851217221 Jan 24 11:16:48 PM PST 24 Jan 24 11:17:31 PM PST 24 2002799146 ps
T301 /workspace/coverage/default/327.prim_prince_test.2658544862 Jan 24 11:22:36 PM PST 24 Jan 24 11:23:44 PM PST 24 3031828422 ps
T302 /workspace/coverage/default/122.prim_prince_test.2808950935 Jan 24 11:19:02 PM PST 24 Jan 24 11:19:41 PM PST 24 1811673524 ps
T303 /workspace/coverage/default/203.prim_prince_test.231254779 Jan 24 11:20:18 PM PST 24 Jan 24 11:20:47 PM PST 24 1252821851 ps
T304 /workspace/coverage/default/150.prim_prince_test.1263079796 Jan 24 11:19:26 PM PST 24 Jan 24 11:20:05 PM PST 24 1802059047 ps
T305 /workspace/coverage/default/487.prim_prince_test.1485727496 Jan 24 11:24:56 PM PST 24 Jan 24 11:26:01 PM PST 24 2986390765 ps
T306 /workspace/coverage/default/14.prim_prince_test.1544928848 Jan 24 11:16:29 PM PST 24 Jan 24 11:17:25 PM PST 24 2742591754 ps
T307 /workspace/coverage/default/440.prim_prince_test.3286447645 Jan 24 11:24:14 PM PST 24 Jan 24 11:25:30 PM PST 24 3490153934 ps
T308 /workspace/coverage/default/146.prim_prince_test.2308160841 Jan 25 12:35:27 AM PST 24 Jan 25 12:36:03 AM PST 24 1577467290 ps
T309 /workspace/coverage/default/377.prim_prince_test.4183859889 Jan 24 11:23:19 PM PST 24 Jan 24 11:24:34 PM PST 24 3641663140 ps
T310 /workspace/coverage/default/282.prim_prince_test.1273494639 Jan 24 11:21:57 PM PST 24 Jan 24 11:22:45 PM PST 24 2191250280 ps
T311 /workspace/coverage/default/235.prim_prince_test.1747058498 Jan 24 11:21:15 PM PST 24 Jan 24 11:21:51 PM PST 24 1647166375 ps
T312 /workspace/coverage/default/492.prim_prince_test.3557382348 Jan 24 11:24:57 PM PST 24 Jan 24 11:26:14 PM PST 24 3670824757 ps
T313 /workspace/coverage/default/27.prim_prince_test.3519668949 Jan 24 11:16:46 PM PST 24 Jan 24 11:17:45 PM PST 24 2776997051 ps
T314 /workspace/coverage/default/8.prim_prince_test.3142542427 Jan 24 11:16:29 PM PST 24 Jan 24 11:17:30 PM PST 24 2994712090 ps
T315 /workspace/coverage/default/63.prim_prince_test.467786892 Jan 24 11:17:14 PM PST 24 Jan 24 11:18:09 PM PST 24 2647678628 ps
T316 /workspace/coverage/default/135.prim_prince_test.2186577014 Jan 24 11:19:27 PM PST 24 Jan 24 11:20:30 PM PST 24 3108684909 ps
T317 /workspace/coverage/default/305.prim_prince_test.640174038 Jan 25 12:05:10 AM PST 24 Jan 25 12:06:02 AM PST 24 2392839065 ps
T318 /workspace/coverage/default/182.prim_prince_test.1922762514 Jan 24 11:19:59 PM PST 24 Jan 24 11:20:20 PM PST 24 891326566 ps
T319 /workspace/coverage/default/51.prim_prince_test.1672388677 Jan 24 11:17:00 PM PST 24 Jan 24 11:18:11 PM PST 24 3226493026 ps
T320 /workspace/coverage/default/495.prim_prince_test.1566034026 Jan 24 11:24:55 PM PST 24 Jan 24 11:25:27 PM PST 24 1398753099 ps
T321 /workspace/coverage/default/482.prim_prince_test.3672981969 Jan 24 11:24:56 PM PST 24 Jan 24 11:25:43 PM PST 24 2166229278 ps
T322 /workspace/coverage/default/322.prim_prince_test.579947166 Jan 24 11:22:20 PM PST 24 Jan 24 11:22:48 PM PST 24 1208219178 ps
T323 /workspace/coverage/default/189.prim_prince_test.470086993 Jan 25 03:03:37 AM PST 24 Jan 25 03:04:27 AM PST 24 2134432762 ps
T324 /workspace/coverage/default/31.prim_prince_test.2367608212 Jan 24 11:17:02 PM PST 24 Jan 24 11:18:23 PM PST 24 3727256548 ps
T325 /workspace/coverage/default/152.prim_prince_test.694005101 Jan 24 11:19:28 PM PST 24 Jan 24 11:20:09 PM PST 24 1941603162 ps
T326 /workspace/coverage/default/53.prim_prince_test.47853429 Jan 24 11:17:03 PM PST 24 Jan 24 11:18:25 PM PST 24 3636253901 ps
T327 /workspace/coverage/default/240.prim_prince_test.3876565483 Jan 24 11:21:16 PM PST 24 Jan 24 11:22:20 PM PST 24 3044837956 ps
T328 /workspace/coverage/default/40.prim_prince_test.374070911 Jan 24 11:16:59 PM PST 24 Jan 24 11:18:00 PM PST 24 2779897103 ps
T329 /workspace/coverage/default/180.prim_prince_test.2638918234 Jan 24 11:20:03 PM PST 24 Jan 24 11:21:05 PM PST 24 2957850341 ps
T330 /workspace/coverage/default/83.prim_prince_test.2735286163 Jan 24 11:17:55 PM PST 24 Jan 24 11:18:20 PM PST 24 1179784085 ps
T331 /workspace/coverage/default/479.prim_prince_test.622659877 Jan 24 11:24:56 PM PST 24 Jan 24 11:25:48 PM PST 24 2371307723 ps
T332 /workspace/coverage/default/220.prim_prince_test.3845941634 Jan 24 11:20:34 PM PST 24 Jan 24 11:21:37 PM PST 24 2860282092 ps
T333 /workspace/coverage/default/21.prim_prince_test.3548872678 Jan 24 11:16:45 PM PST 24 Jan 24 11:17:33 PM PST 24 2021884222 ps
T334 /workspace/coverage/default/7.prim_prince_test.595071717 Jan 24 11:16:22 PM PST 24 Jan 24 11:17:08 PM PST 24 2127041154 ps
T335 /workspace/coverage/default/328.prim_prince_test.1529073346 Jan 24 11:22:37 PM PST 24 Jan 24 11:23:37 PM PST 24 2667733045 ps
T336 /workspace/coverage/default/450.prim_prince_test.2100917782 Jan 24 11:24:33 PM PST 24 Jan 24 11:25:35 PM PST 24 2997344382 ps
T337 /workspace/coverage/default/371.prim_prince_test.2573805146 Jan 24 11:23:19 PM PST 24 Jan 24 11:24:26 PM PST 24 3240884933 ps
T338 /workspace/coverage/default/132.prim_prince_test.18731402 Jan 24 11:19:01 PM PST 24 Jan 24 11:19:46 PM PST 24 1977684383 ps
T339 /workspace/coverage/default/167.prim_prince_test.2258349706 Jan 24 11:19:44 PM PST 24 Jan 24 11:20:30 PM PST 24 2206261589 ps
T340 /workspace/coverage/default/463.prim_prince_test.3119963031 Jan 24 11:24:35 PM PST 24 Jan 24 11:25:57 PM PST 24 3711561078 ps
T341 /workspace/coverage/default/193.prim_prince_test.307686129 Jan 25 02:01:33 AM PST 24 Jan 25 02:02:37 AM PST 24 2292323679 ps
T342 /workspace/coverage/default/116.prim_prince_test.3038422833 Jan 24 11:19:02 PM PST 24 Jan 24 11:20:03 PM PST 24 2864628499 ps
T343 /workspace/coverage/default/29.prim_prince_test.1126023436 Jan 24 11:16:58 PM PST 24 Jan 24 11:17:18 PM PST 24 769326591 ps
T344 /workspace/coverage/default/306.prim_prince_test.48056328 Jan 25 12:50:31 AM PST 24 Jan 25 12:51:54 AM PST 24 3690715996 ps
T345 /workspace/coverage/default/221.prim_prince_test.1102597300 Jan 24 11:20:35 PM PST 24 Jan 24 11:21:31 PM PST 24 2421222768 ps
T346 /workspace/coverage/default/298.prim_prince_test.1554928217 Jan 24 11:21:51 PM PST 24 Jan 24 11:22:37 PM PST 24 2117153396 ps
T347 /workspace/coverage/default/205.prim_prince_test.1904058975 Jan 24 11:20:34 PM PST 24 Jan 24 11:21:38 PM PST 24 3050165462 ps
T348 /workspace/coverage/default/55.prim_prince_test.3835600155 Jan 24 11:17:00 PM PST 24 Jan 24 11:18:02 PM PST 24 2709787816 ps
T349 /workspace/coverage/default/406.prim_prince_test.4013953455 Jan 24 11:23:34 PM PST 24 Jan 24 11:24:24 PM PST 24 2558900384 ps
T350 /workspace/coverage/default/349.prim_prince_test.3740077859 Jan 24 11:23:00 PM PST 24 Jan 24 11:24:10 PM PST 24 3300076745 ps
T351 /workspace/coverage/default/443.prim_prince_test.2972377660 Jan 24 11:24:13 PM PST 24 Jan 24 11:24:31 PM PST 24 855500900 ps
T352 /workspace/coverage/default/242.prim_prince_test.2483184021 Jan 24 11:21:19 PM PST 24 Jan 24 11:22:44 PM PST 24 3675337873 ps
T353 /workspace/coverage/default/25.prim_prince_test.2120347019 Jan 24 11:16:53 PM PST 24 Jan 24 11:17:12 PM PST 24 818384376 ps
T354 /workspace/coverage/default/484.prim_prince_test.627097104 Jan 24 11:24:57 PM PST 24 Jan 24 11:25:49 PM PST 24 2493451972 ps
T355 /workspace/coverage/default/470.prim_prince_test.3724945003 Jan 24 11:24:52 PM PST 24 Jan 24 11:25:42 PM PST 24 2395977091 ps
T356 /workspace/coverage/default/191.prim_prince_test.876014883 Jan 24 11:20:18 PM PST 24 Jan 24 11:21:22 PM PST 24 2910846716 ps
T357 /workspace/coverage/default/177.prim_prince_test.399536591 Jan 24 11:19:40 PM PST 24 Jan 24 11:20:09 PM PST 24 1276096347 ps
T358 /workspace/coverage/default/376.prim_prince_test.943226565 Jan 24 11:23:14 PM PST 24 Jan 24 11:23:38 PM PST 24 1036581152 ps
T359 /workspace/coverage/default/222.prim_prince_test.3539561047 Jan 24 11:20:36 PM PST 24 Jan 24 11:21:27 PM PST 24 2436048555 ps
T360 /workspace/coverage/default/188.prim_prince_test.376114684 Jan 24 11:20:02 PM PST 24 Jan 24 11:20:20 PM PST 24 759813429 ps
T361 /workspace/coverage/default/466.prim_prince_test.3571560148 Jan 24 11:24:40 PM PST 24 Jan 24 11:25:11 PM PST 24 1359914781 ps
T362 /workspace/coverage/default/413.prim_prince_test.1709229497 Jan 24 11:23:53 PM PST 24 Jan 24 11:24:48 PM PST 24 2585163528 ps
T363 /workspace/coverage/default/453.prim_prince_test.3071180578 Jan 24 11:24:32 PM PST 24 Jan 24 11:25:45 PM PST 24 3322389234 ps
T364 /workspace/coverage/default/68.prim_prince_test.2246645414 Jan 24 11:17:17 PM PST 24 Jan 24 11:18:10 PM PST 24 2480830045 ps
T365 /workspace/coverage/default/326.prim_prince_test.3719068940 Jan 24 11:22:22 PM PST 24 Jan 24 11:23:11 PM PST 24 2250942160 ps
T366 /workspace/coverage/default/187.prim_prince_test.1964758503 Jan 24 11:20:03 PM PST 24 Jan 24 11:20:44 PM PST 24 1920356763 ps
T367 /workspace/coverage/default/59.prim_prince_test.3663826440 Jan 24 11:17:23 PM PST 24 Jan 24 11:17:53 PM PST 24 1425021932 ps
T368 /workspace/coverage/default/139.prim_prince_test.440378809 Jan 24 11:19:24 PM PST 24 Jan 24 11:19:58 PM PST 24 1577938546 ps
T369 /workspace/coverage/default/9.prim_prince_test.160161319 Jan 24 11:16:28 PM PST 24 Jan 24 11:17:38 PM PST 24 3316319783 ps
T370 /workspace/coverage/default/153.prim_prince_test.1663766848 Jan 25 12:25:52 AM PST 24 Jan 25 12:27:09 AM PST 24 3614113611 ps
T371 /workspace/coverage/default/460.prim_prince_test.4128708390 Jan 24 11:24:32 PM PST 24 Jan 24 11:25:08 PM PST 24 1472286967 ps
T372 /workspace/coverage/default/231.prim_prince_test.1231293486 Jan 24 11:21:15 PM PST 24 Jan 24 11:21:58 PM PST 24 1878031441 ps
T373 /workspace/coverage/default/299.prim_prince_test.1658168777 Jan 25 12:17:24 AM PST 24 Jan 25 12:17:50 AM PST 24 1025695516 ps
T374 /workspace/coverage/default/368.prim_prince_test.3518397586 Jan 24 11:23:15 PM PST 24 Jan 24 11:23:50 PM PST 24 1712519760 ps
T375 /workspace/coverage/default/461.prim_prince_test.4006381231 Jan 24 11:24:35 PM PST 24 Jan 24 11:25:26 PM PST 24 2233675876 ps
T376 /workspace/coverage/default/421.prim_prince_test.1929861613 Jan 25 01:18:44 AM PST 24 Jan 25 01:19:54 AM PST 24 3252925378 ps
T377 /workspace/coverage/default/444.prim_prince_test.1881667446 Jan 24 11:24:13 PM PST 24 Jan 24 11:25:14 PM PST 24 2766832250 ps
T378 /workspace/coverage/default/211.prim_prince_test.3920591617 Jan 24 11:20:19 PM PST 24 Jan 24 11:20:57 PM PST 24 1763799454 ps
T379 /workspace/coverage/default/97.prim_prince_test.2316221268 Jan 24 11:18:35 PM PST 24 Jan 24 11:19:12 PM PST 24 1745996683 ps
T380 /workspace/coverage/default/259.prim_prince_test.2819648072 Jan 24 11:21:21 PM PST 24 Jan 24 11:22:00 PM PST 24 1581055051 ps
T381 /workspace/coverage/default/181.prim_prince_test.1917062661 Jan 24 11:20:00 PM PST 24 Jan 24 11:20:50 PM PST 24 2242858224 ps
T382 /workspace/coverage/default/381.prim_prince_test.101712656 Jan 24 11:23:13 PM PST 24 Jan 24 11:24:31 PM PST 24 3705545388 ps
T383 /workspace/coverage/default/179.prim_prince_test.395383618 Jan 24 11:19:59 PM PST 24 Jan 24 11:20:52 PM PST 24 2534290190 ps
T384 /workspace/coverage/default/3.prim_prince_test.1552351841 Jan 24 11:16:22 PM PST 24 Jan 24 11:17:20 PM PST 24 2705409967 ps
T385 /workspace/coverage/default/157.prim_prince_test.2948904893 Jan 25 02:20:26 AM PST 24 Jan 25 02:20:47 AM PST 24 921270795 ps
T386 /workspace/coverage/default/141.prim_prince_test.4281190869 Jan 24 11:19:23 PM PST 24 Jan 24 11:20:19 PM PST 24 2545577538 ps
T387 /workspace/coverage/default/70.prim_prince_test.3070197492 Jan 24 11:17:14 PM PST 24 Jan 24 11:17:36 PM PST 24 1031794458 ps
T388 /workspace/coverage/default/77.prim_prince_test.2108910288 Jan 24 11:17:36 PM PST 24 Jan 24 11:17:57 PM PST 24 1064367142 ps
T389 /workspace/coverage/default/395.prim_prince_test.1894440057 Jan 24 11:23:33 PM PST 24 Jan 24 11:23:51 PM PST 24 788625789 ps
T390 /workspace/coverage/default/207.prim_prince_test.4076652899 Jan 24 11:20:17 PM PST 24 Jan 24 11:20:51 PM PST 24 1502528161 ps
T391 /workspace/coverage/default/251.prim_prince_test.864725792 Jan 24 11:21:20 PM PST 24 Jan 24 11:22:27 PM PST 24 2782752013 ps
T392 /workspace/coverage/default/238.prim_prince_test.223390120 Jan 24 11:21:16 PM PST 24 Jan 24 11:21:57 PM PST 24 1864002877 ps
T393 /workspace/coverage/default/111.prim_prince_test.1263414123 Jan 24 11:19:05 PM PST 24 Jan 24 11:19:52 PM PST 24 2263882673 ps
T394 /workspace/coverage/default/194.prim_prince_test.3295219354 Jan 24 11:20:34 PM PST 24 Jan 24 11:21:06 PM PST 24 1521631097 ps
T395 /workspace/coverage/default/467.prim_prince_test.80657908 Jan 24 11:24:35 PM PST 24 Jan 24 11:25:17 PM PST 24 1806176798 ps
T396 /workspace/coverage/default/290.prim_prince_test.3325721804 Jan 24 11:21:53 PM PST 24 Jan 24 11:22:49 PM PST 24 2488342068 ps
T397 /workspace/coverage/default/343.prim_prince_test.2827995853 Jan 24 11:22:38 PM PST 24 Jan 24 11:23:43 PM PST 24 2968006954 ps
T398 /workspace/coverage/default/346.prim_prince_test.3819857953 Jan 24 11:23:01 PM PST 24 Jan 24 11:23:28 PM PST 24 1179520303 ps
T399 /workspace/coverage/default/229.prim_prince_test.1883753184 Jan 24 11:20:55 PM PST 24 Jan 24 11:21:37 PM PST 24 1910845924 ps
T400 /workspace/coverage/default/337.prim_prince_test.4241171102 Jan 24 11:22:35 PM PST 24 Jan 24 11:23:44 PM PST 24 2983631154 ps
T401 /workspace/coverage/default/303.prim_prince_test.1385133117 Jan 25 12:43:03 AM PST 24 Jan 25 12:44:00 AM PST 24 2524090943 ps
T402 /workspace/coverage/default/114.prim_prince_test.4217742199 Jan 24 11:19:02 PM PST 24 Jan 24 11:20:01 PM PST 24 2677887836 ps
T403 /workspace/coverage/default/65.prim_prince_test.2070216196 Jan 24 11:17:17 PM PST 24 Jan 24 11:18:03 PM PST 24 2124064772 ps
T404 /workspace/coverage/default/498.prim_prince_test.4003340979 Jan 24 11:24:54 PM PST 24 Jan 24 11:25:20 PM PST 24 1135061944 ps
T405 /workspace/coverage/default/160.prim_prince_test.3038668988 Jan 25 12:58:13 AM PST 24 Jan 25 12:59:31 AM PST 24 3607093628 ps
T406 /workspace/coverage/default/483.prim_prince_test.3845493415 Jan 24 11:24:56 PM PST 24 Jan 24 11:25:44 PM PST 24 2287652805 ps
T407 /workspace/coverage/default/131.prim_prince_test.2020121730 Jan 24 11:19:01 PM PST 24 Jan 24 11:19:29 PM PST 24 1142397917 ps
T408 /workspace/coverage/default/50.prim_prince_test.3864451568 Jan 24 11:17:01 PM PST 24 Jan 24 11:17:45 PM PST 24 2020608171 ps
T409 /workspace/coverage/default/301.prim_prince_test.2658040292 Jan 25 12:01:56 AM PST 24 Jan 25 12:02:21 AM PST 24 1119749400 ps
T410 /workspace/coverage/default/431.prim_prince_test.3360034294 Jan 24 11:23:54 PM PST 24 Jan 24 11:24:11 PM PST 24 800128490 ps
T411 /workspace/coverage/default/429.prim_prince_test.3899129861 Jan 25 04:23:05 AM PST 24 Jan 25 04:23:42 AM PST 24 1701261389 ps
T412 /workspace/coverage/default/154.prim_prince_test.3108735704 Jan 24 11:19:28 PM PST 24 Jan 24 11:19:54 PM PST 24 1227603896 ps
T413 /workspace/coverage/default/149.prim_prince_test.2902427257 Jan 24 11:19:21 PM PST 24 Jan 24 11:19:58 PM PST 24 1730155749 ps
T414 /workspace/coverage/default/430.prim_prince_test.1252202871 Jan 24 11:23:51 PM PST 24 Jan 24 11:25:10 PM PST 24 3574287521 ps
T415 /workspace/coverage/default/199.prim_prince_test.1458844859 Jan 24 11:20:17 PM PST 24 Jan 24 11:21:16 PM PST 24 2669219155 ps
T416 /workspace/coverage/default/272.prim_prince_test.1022545394 Jan 24 11:21:36 PM PST 24 Jan 24 11:22:21 PM PST 24 2187456235 ps
T417 /workspace/coverage/default/476.prim_prince_test.3217826894 Jan 24 11:24:53 PM PST 24 Jan 24 11:25:53 PM PST 24 2894292938 ps
T418 /workspace/coverage/default/258.prim_prince_test.1740507391 Jan 24 11:21:21 PM PST 24 Jan 24 11:22:29 PM PST 24 3201694160 ps
T419 /workspace/coverage/default/387.prim_prince_test.2301279087 Jan 24 11:23:18 PM PST 24 Jan 24 11:24:30 PM PST 24 3216624712 ps
T420 /workspace/coverage/default/372.prim_prince_test.2815579092 Jan 24 11:23:20 PM PST 24 Jan 24 11:23:41 PM PST 24 828260141 ps
T421 /workspace/coverage/default/4.prim_prince_test.3796615935 Jan 24 11:16:23 PM PST 24 Jan 24 11:17:03 PM PST 24 1875275876 ps
T422 /workspace/coverage/default/90.prim_prince_test.1302384988 Jan 24 11:18:16 PM PST 24 Jan 24 11:19:42 PM PST 24 3650201207 ps
T423 /workspace/coverage/default/319.prim_prince_test.934696370 Jan 24 11:22:20 PM PST 24 Jan 24 11:23:29 PM PST 24 3141747121 ps
T424 /workspace/coverage/default/76.prim_prince_test.537195201 Jan 24 11:17:36 PM PST 24 Jan 24 11:18:16 PM PST 24 2016868420 ps
T425 /workspace/coverage/default/286.prim_prince_test.3579831278 Jan 24 11:21:54 PM PST 24 Jan 24 11:22:35 PM PST 24 1865552042 ps
T426 /workspace/coverage/default/39.prim_prince_test.790192981 Jan 24 11:16:55 PM PST 24 Jan 24 11:17:46 PM PST 24 2136242961 ps
T427 /workspace/coverage/default/72.prim_prince_test.2435393586 Jan 24 11:17:28 PM PST 24 Jan 24 11:17:46 PM PST 24 901237914 ps
T428 /workspace/coverage/default/129.prim_prince_test.3036979638 Jan 24 11:19:06 PM PST 24 Jan 24 11:20:12 PM PST 24 3133233370 ps
T429 /workspace/coverage/default/344.prim_prince_test.1145239687 Jan 24 11:22:56 PM PST 24 Jan 24 11:23:48 PM PST 24 2514982798 ps
T430 /workspace/coverage/default/133.prim_prince_test.2290760396 Jan 24 11:19:03 PM PST 24 Jan 24 11:20:02 PM PST 24 2621951549 ps
T431 /workspace/coverage/default/248.prim_prince_test.2544330837 Jan 24 11:21:21 PM PST 24 Jan 24 11:22:04 PM PST 24 1788531672 ps
T432 /workspace/coverage/default/480.prim_prince_test.3111906023 Jan 24 11:24:55 PM PST 24 Jan 24 11:25:23 PM PST 24 1186805247 ps
T433 /workspace/coverage/default/137.prim_prince_test.4051738555 Jan 24 11:19:22 PM PST 24 Jan 24 11:19:56 PM PST 24 1485728795 ps
T434 /workspace/coverage/default/227.prim_prince_test.1229404887 Jan 24 11:20:57 PM PST 24 Jan 24 11:21:36 PM PST 24 1771816076 ps
T435 /workspace/coverage/default/11.prim_prince_test.3716169124 Jan 24 11:16:37 PM PST 24 Jan 24 11:17:18 PM PST 24 1945334754 ps
T436 /workspace/coverage/default/128.prim_prince_test.3668474308 Jan 24 11:19:03 PM PST 24 Jan 24 11:20:21 PM PST 24 3624915048 ps
T437 /workspace/coverage/default/69.prim_prince_test.2863285421 Jan 24 11:17:25 PM PST 24 Jan 24 11:18:39 PM PST 24 3529830739 ps
T438 /workspace/coverage/default/34.prim_prince_test.1404088690 Jan 24 11:16:59 PM PST 24 Jan 24 11:18:13 PM PST 24 3168605461 ps
T439 /workspace/coverage/default/318.prim_prince_test.3192807106 Jan 25 02:23:34 AM PST 24 Jan 25 02:24:00 AM PST 24 1119296898 ps
T440 /workspace/coverage/default/61.prim_prince_test.2706524054 Jan 24 11:17:23 PM PST 24 Jan 24 11:18:05 PM PST 24 1957031912 ps
T441 /workspace/coverage/default/197.prim_prince_test.3800308021 Jan 24 11:20:34 PM PST 24 Jan 24 11:21:11 PM PST 24 1712273097 ps
T442 /workspace/coverage/default/365.prim_prince_test.3409811839 Jan 24 11:22:55 PM PST 24 Jan 24 11:23:17 PM PST 24 929306275 ps
T443 /workspace/coverage/default/16.prim_prince_test.3145484192 Jan 24 11:16:35 PM PST 24 Jan 24 11:17:15 PM PST 24 1875823052 ps
T444 /workspace/coverage/default/374.prim_prince_test.4029236329 Jan 24 11:23:13 PM PST 24 Jan 24 11:24:29 PM PST 24 3697501518 ps
T445 /workspace/coverage/default/475.prim_prince_test.2568512390 Jan 24 11:24:53 PM PST 24 Jan 24 11:26:06 PM PST 24 3512188378 ps
T446 /workspace/coverage/default/58.prim_prince_test.853566785 Jan 24 11:17:15 PM PST 24 Jan 24 11:17:51 PM PST 24 1746065819 ps
T447 /workspace/coverage/default/323.prim_prince_test.690976860 Jan 24 11:22:24 PM PST 24 Jan 24 11:22:44 PM PST 24 867110648 ps
T448 /workspace/coverage/default/270.prim_prince_test.2391079639 Jan 24 11:21:40 PM PST 24 Jan 24 11:22:44 PM PST 24 3135834175 ps
T449 /workspace/coverage/default/269.prim_prince_test.1791323790 Jan 24 11:21:38 PM PST 24 Jan 24 11:22:12 PM PST 24 1548900791 ps
T450 /workspace/coverage/default/215.prim_prince_test.1969197156 Jan 24 11:20:37 PM PST 24 Jan 24 11:21:21 PM PST 24 2000810213 ps
T451 /workspace/coverage/default/409.prim_prince_test.1230341680 Jan 24 11:23:55 PM PST 24 Jan 24 11:25:07 PM PST 24 3388031930 ps
T452 /workspace/coverage/default/232.prim_prince_test.638248484 Jan 24 11:21:20 PM PST 24 Jan 24 11:22:11 PM PST 24 2045658210 ps
T453 /workspace/coverage/default/226.prim_prince_test.1651722116 Jan 24 11:20:55 PM PST 24 Jan 24 11:21:31 PM PST 24 1576609179 ps
T454 /workspace/coverage/default/437.prim_prince_test.111299686 Jan 24 11:24:13 PM PST 24 Jan 24 11:24:43 PM PST 24 1392666345 ps
T455 /workspace/coverage/default/17.prim_prince_test.498774956 Jan 24 11:16:35 PM PST 24 Jan 24 11:17:11 PM PST 24 1687741072 ps
T456 /workspace/coverage/default/366.prim_prince_test.1971436189 Jan 24 11:22:58 PM PST 24 Jan 24 11:23:42 PM PST 24 1918119936 ps
T457 /workspace/coverage/default/93.prim_prince_test.2633118949 Jan 24 11:18:14 PM PST 24 Jan 24 11:19:21 PM PST 24 2927471775 ps
T458 /workspace/coverage/default/452.prim_prince_test.3069445629 Jan 24 11:24:32 PM PST 24 Jan 24 11:25:09 PM PST 24 1680975781 ps
T459 /workspace/coverage/default/56.prim_prince_test.2299401079 Jan 24 11:16:59 PM PST 24 Jan 24 11:17:34 PM PST 24 1402847016 ps
T460 /workspace/coverage/default/414.prim_prince_test.2940099462 Jan 25 12:36:31 AM PST 24 Jan 25 12:37:02 AM PST 24 1361442934 ps
T461 /workspace/coverage/default/307.prim_prince_test.1515351847 Jan 24 11:21:52 PM PST 24 Jan 24 11:22:18 PM PST 24 940206832 ps
T462 /workspace/coverage/default/170.prim_prince_test.321842717 Jan 24 11:19:44 PM PST 24 Jan 24 11:20:19 PM PST 24 1603421682 ps
T463 /workspace/coverage/default/309.prim_prince_test.1464669390 Jan 24 11:22:08 PM PST 24 Jan 24 11:22:30 PM PST 24 963203312 ps
T464 /workspace/coverage/default/432.prim_prince_test.3966283281 Jan 25 12:39:30 AM PST 24 Jan 25 12:39:47 AM PST 24 779430048 ps
T465 /workspace/coverage/default/351.prim_prince_test.3000648760 Jan 24 11:22:57 PM PST 24 Jan 24 11:23:54 PM PST 24 2642279808 ps
T466 /workspace/coverage/default/20.prim_prince_test.2653914558 Jan 24 11:16:44 PM PST 24 Jan 24 11:18:10 PM PST 24 3718479611 ps
T467 /workspace/coverage/default/120.prim_prince_test.3297103424 Jan 24 11:19:03 PM PST 24 Jan 24 11:19:44 PM PST 24 1854767162 ps
T468 /workspace/coverage/default/233.prim_prince_test.3513983588 Jan 24 11:21:16 PM PST 24 Jan 24 11:22:32 PM PST 24 3492885971 ps
T469 /workspace/coverage/default/265.prim_prince_test.3672429691 Jan 24 11:21:34 PM PST 24 Jan 24 11:21:55 PM PST 24 890772315 ps
T470 /workspace/coverage/default/280.prim_prince_test.161069073 Jan 24 11:21:39 PM PST 24 Jan 24 11:22:49 PM PST 24 3306332439 ps
T471 /workspace/coverage/default/192.prim_prince_test.3492362044 Jan 24 11:20:16 PM PST 24 Jan 24 11:20:46 PM PST 24 1350321486 ps
T472 /workspace/coverage/default/57.prim_prince_test.3212186175 Jan 24 11:17:23 PM PST 24 Jan 24 11:17:59 PM PST 24 1659038454 ps
T473 /workspace/coverage/default/178.prim_prince_test.1947707012 Jan 24 11:20:00 PM PST 24 Jan 24 11:20:53 PM PST 24 2386805882 ps
T474 /workspace/coverage/default/175.prim_prince_test.497856675 Jan 24 11:19:40 PM PST 24 Jan 24 11:20:20 PM PST 24 1972983998 ps
T475 /workspace/coverage/default/341.prim_prince_test.652619289 Jan 24 11:22:38 PM PST 24 Jan 24 11:23:24 PM PST 24 2016521762 ps
T476 /workspace/coverage/default/48.prim_prince_test.3975086570 Jan 24 11:17:03 PM PST 24 Jan 24 11:18:06 PM PST 24 2712240294 ps
T477 /workspace/coverage/default/297.prim_prince_test.37443188 Jan 24 11:21:50 PM PST 24 Jan 24 11:22:59 PM PST 24 3469378756 ps
T478 /workspace/coverage/default/204.prim_prince_test.4170385081 Jan 24 11:20:34 PM PST 24 Jan 24 11:21:24 PM PST 24 2443107075 ps
T479 /workspace/coverage/default/209.prim_prince_test.3571257877 Jan 25 01:19:29 AM PST 24 Jan 25 01:19:57 AM PST 24 1207725434 ps
T480 /workspace/coverage/default/378.prim_prince_test.3596773141 Jan 24 11:23:18 PM PST 24 Jan 24 11:24:30 PM PST 24 3309262759 ps
T481 /workspace/coverage/default/333.prim_prince_test.3307488782 Jan 24 11:22:39 PM PST 24 Jan 24 11:23:34 PM PST 24 2404532171 ps
T482 /workspace/coverage/default/110.prim_prince_test.3694712051 Jan 24 11:18:38 PM PST 24 Jan 24 11:19:55 PM PST 24 3664938026 ps
T483 /workspace/coverage/default/196.prim_prince_test.3659361699 Jan 24 11:20:16 PM PST 24 Jan 24 11:21:31 PM PST 24 3337562641 ps
T484 /workspace/coverage/default/397.prim_prince_test.3259282692 Jan 24 11:23:33 PM PST 24 Jan 24 11:24:45 PM PST 24 3482912167 ps
T485 /workspace/coverage/default/347.prim_prince_test.3976447725 Jan 24 11:23:05 PM PST 24 Jan 24 11:23:36 PM PST 24 1486774776 ps
T486 /workspace/coverage/default/449.prim_prince_test.485821181 Jan 24 11:24:37 PM PST 24 Jan 24 11:25:25 PM PST 24 2139469149 ps
T487 /workspace/coverage/default/454.prim_prince_test.3935436556 Jan 24 11:24:32 PM PST 24 Jan 24 11:25:49 PM PST 24 3379563252 ps
T488 /workspace/coverage/default/276.prim_prince_test.3145763434 Jan 24 11:21:41 PM PST 24 Jan 24 11:22:38 PM PST 24 2698013311 ps
T489 /workspace/coverage/default/435.prim_prince_test.1614082034 Jan 25 02:19:08 AM PST 24 Jan 25 02:20:09 AM PST 24 2506476725 ps
T490 /workspace/coverage/default/115.prim_prince_test.1912711012 Jan 24 11:19:00 PM PST 24 Jan 24 11:19:39 PM PST 24 1577412358 ps
T491 /workspace/coverage/default/493.prim_prince_test.3496348404 Jan 24 11:24:57 PM PST 24 Jan 24 11:26:07 PM PST 24 3376245863 ps
T492 /workspace/coverage/default/373.prim_prince_test.2533345768 Jan 24 11:23:13 PM PST 24 Jan 24 11:24:00 PM PST 24 2172298824 ps
T493 /workspace/coverage/default/288.prim_prince_test.721864349 Jan 25 01:22:40 AM PST 24 Jan 25 01:23:35 AM PST 24 2617372552 ps
T494 /workspace/coverage/default/66.prim_prince_test.3754630075 Jan 24 11:17:09 PM PST 24 Jan 24 11:18:06 PM PST 24 2704966345 ps
T495 /workspace/coverage/default/398.prim_prince_test.3930637258 Jan 24 11:23:31 PM PST 24 Jan 24 11:24:24 PM PST 24 2381349853 ps
T496 /workspace/coverage/default/98.prim_prince_test.2552456874 Jan 24 11:18:38 PM PST 24 Jan 24 11:19:49 PM PST 24 3377654018 ps
T497 /workspace/coverage/default/424.prim_prince_test.3969735670 Jan 25 12:45:45 AM PST 24 Jan 25 12:46:21 AM PST 24 1528859948 ps
T498 /workspace/coverage/default/464.prim_prince_test.3416495809 Jan 24 11:24:36 PM PST 24 Jan 24 11:25:15 PM PST 24 1870754586 ps
T499 /workspace/coverage/default/32.prim_prince_test.495669617 Jan 24 11:17:00 PM PST 24 Jan 24 11:17:23 PM PST 24 874270491 ps
T500 /workspace/coverage/default/296.prim_prince_test.3544130795 Jan 24 11:21:54 PM PST 24 Jan 24 11:22:25 PM PST 24 1306590314 ps

Test location /workspace/coverage/default/151.prim_prince_test.3559533510
Short name T9
Test name
Test status
Simulation time 1689935882 ps
CPU time 29.7 seconds
Started Jan 24 11:19:21 PM PST 24
Finished Jan 24 11:20:00 PM PST 24
Peak memory 146544 kb
Host smart-2ecd6075-c32d-459c-a17d-d43111c0b492
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3559533510 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 151.prim_prince_test.3559533510
Directory /workspace/151.prim_prince_test/latest

Test location /workspace/coverage/default/0.prim_prince_test.738261319
Short name T130
Test name
Test status
Simulation time 2922682411 ps
CPU time 49.68 seconds
Started Jan 24 11:16:17 PM PST 24
Finished Jan 24 11:17:19 PM PST 24
Peak memory 146612 kb
Host smart-c2e4e718-ea69-4089-aa5c-f0005c518828
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=738261319 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 0.prim_prince_test.738261319
Directory /workspace/0.prim_prince_test/latest

Test location /workspace/coverage/default/1.prim_prince_test.1608748442
Short name T213
Test name
Test status
Simulation time 2751151571 ps
CPU time 46.44 seconds
Started Jan 24 11:16:23 PM PST 24
Finished Jan 24 11:17:22 PM PST 24
Peak memory 146544 kb
Host smart-bb0bb9db-eb18-4e09-ad83-4940ea5cd2f7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1608748442 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 1.prim_prince_test.1608748442
Directory /workspace/1.prim_prince_test/latest

Test location /workspace/coverage/default/10.prim_prince_test.585830207
Short name T189
Test name
Test status
Simulation time 2249440327 ps
CPU time 38.66 seconds
Started Jan 24 11:16:27 PM PST 24
Finished Jan 24 11:17:17 PM PST 24
Peak memory 146612 kb
Host smart-22def14d-4826-4c42-a746-68ba63f2ab12
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=585830207 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 10.prim_prince_test.585830207
Directory /workspace/10.prim_prince_test/latest

Test location /workspace/coverage/default/100.prim_prince_test.1256548564
Short name T68
Test name
Test status
Simulation time 2677356120 ps
CPU time 46.01 seconds
Started Jan 24 11:18:34 PM PST 24
Finished Jan 24 11:19:32 PM PST 24
Peak memory 146620 kb
Host smart-a49e08bd-313e-465b-a6b3-0718f029ff7f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1256548564 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 100.prim_prince_test.1256548564
Directory /workspace/100.prim_prince_test/latest

Test location /workspace/coverage/default/101.prim_prince_test.2832823162
Short name T97
Test name
Test status
Simulation time 1109614405 ps
CPU time 19.5 seconds
Started Jan 24 11:18:34 PM PST 24
Finished Jan 24 11:19:00 PM PST 24
Peak memory 146540 kb
Host smart-26243e1c-57e2-458f-8124-1e4f58689f09
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2832823162 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 101.prim_prince_test.2832823162
Directory /workspace/101.prim_prince_test/latest

Test location /workspace/coverage/default/102.prim_prince_test.1634403840
Short name T71
Test name
Test status
Simulation time 3461361198 ps
CPU time 59.86 seconds
Started Jan 24 11:18:39 PM PST 24
Finished Jan 24 11:19:56 PM PST 24
Peak memory 146592 kb
Host smart-32c99c6f-d105-4a63-bb33-b06535a49582
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1634403840 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 102.prim_prince_test.1634403840
Directory /workspace/102.prim_prince_test/latest

Test location /workspace/coverage/default/103.prim_prince_test.3108450778
Short name T298
Test name
Test status
Simulation time 771180458 ps
CPU time 13.21 seconds
Started Jan 24 11:18:34 PM PST 24
Finished Jan 24 11:18:52 PM PST 24
Peak memory 146500 kb
Host smart-c2075738-7ae5-4479-b4b0-613dde8e9175
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3108450778 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 103.prim_prince_test.3108450778
Directory /workspace/103.prim_prince_test/latest

Test location /workspace/coverage/default/104.prim_prince_test.1593099646
Short name T274
Test name
Test status
Simulation time 856335669 ps
CPU time 14.78 seconds
Started Jan 24 11:18:35 PM PST 24
Finished Jan 24 11:18:55 PM PST 24
Peak memory 146524 kb
Host smart-9a362fb2-b05e-49b8-bc26-6bc7c3372be4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1593099646 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 104.prim_prince_test.1593099646
Directory /workspace/104.prim_prince_test/latest

Test location /workspace/coverage/default/105.prim_prince_test.243417109
Short name T72
Test name
Test status
Simulation time 1888748405 ps
CPU time 32.75 seconds
Started Jan 24 11:18:37 PM PST 24
Finished Jan 24 11:19:19 PM PST 24
Peak memory 146528 kb
Host smart-d1735b21-7de0-4303-bff4-bc8745cd003f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=243417109 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 105.prim_prince_test.243417109
Directory /workspace/105.prim_prince_test/latest

Test location /workspace/coverage/default/106.prim_prince_test.1496934849
Short name T167
Test name
Test status
Simulation time 1581394078 ps
CPU time 27.29 seconds
Started Jan 24 11:18:40 PM PST 24
Finished Jan 24 11:19:16 PM PST 24
Peak memory 146556 kb
Host smart-2f05744e-d685-498f-832f-2b242c7d1787
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1496934849 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 106.prim_prince_test.1496934849
Directory /workspace/106.prim_prince_test/latest

Test location /workspace/coverage/default/107.prim_prince_test.3022415160
Short name T86
Test name
Test status
Simulation time 1865690842 ps
CPU time 32.55 seconds
Started Jan 24 11:18:37 PM PST 24
Finished Jan 24 11:19:18 PM PST 24
Peak memory 146560 kb
Host smart-206b4dc6-e5fb-4c9f-80b8-00eeed30bcc8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3022415160 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 107.prim_prince_test.3022415160
Directory /workspace/107.prim_prince_test/latest

Test location /workspace/coverage/default/108.prim_prince_test.4203947594
Short name T55
Test name
Test status
Simulation time 1872614302 ps
CPU time 31.65 seconds
Started Jan 24 11:18:38 PM PST 24
Finished Jan 24 11:19:17 PM PST 24
Peak memory 146532 kb
Host smart-4988cada-0f56-48ee-81e9-08f7b6d2dfde
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4203947594 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 108.prim_prince_test.4203947594
Directory /workspace/108.prim_prince_test/latest

Test location /workspace/coverage/default/109.prim_prince_test.223472691
Short name T290
Test name
Test status
Simulation time 3613140008 ps
CPU time 62.07 seconds
Started Jan 24 11:18:33 PM PST 24
Finished Jan 24 11:19:51 PM PST 24
Peak memory 146596 kb
Host smart-ac4f28ea-8180-4eeb-8e06-1ec3459d0c6d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=223472691 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 109.prim_prince_test.223472691
Directory /workspace/109.prim_prince_test/latest

Test location /workspace/coverage/default/11.prim_prince_test.3716169124
Short name T435
Test name
Test status
Simulation time 1945334754 ps
CPU time 32.44 seconds
Started Jan 24 11:16:37 PM PST 24
Finished Jan 24 11:17:18 PM PST 24
Peak memory 146480 kb
Host smart-f3a11c6e-7dc5-4958-83c4-a4db06f03748
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3716169124 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 11.prim_prince_test.3716169124
Directory /workspace/11.prim_prince_test/latest

Test location /workspace/coverage/default/110.prim_prince_test.3694712051
Short name T482
Test name
Test status
Simulation time 3664938026 ps
CPU time 62.05 seconds
Started Jan 24 11:18:38 PM PST 24
Finished Jan 24 11:19:55 PM PST 24
Peak memory 146608 kb
Host smart-f7a980aa-78f8-4efa-bbf1-27d536dd71c2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3694712051 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 110.prim_prince_test.3694712051
Directory /workspace/110.prim_prince_test/latest

Test location /workspace/coverage/default/111.prim_prince_test.1263414123
Short name T393
Test name
Test status
Simulation time 2263882673 ps
CPU time 37.46 seconds
Started Jan 24 11:19:05 PM PST 24
Finished Jan 24 11:19:52 PM PST 24
Peak memory 146552 kb
Host smart-1be4fe65-1ef3-4ed9-ae69-389a1bc24eae
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1263414123 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 111.prim_prince_test.1263414123
Directory /workspace/111.prim_prince_test/latest

Test location /workspace/coverage/default/112.prim_prince_test.288051967
Short name T143
Test name
Test status
Simulation time 2149876367 ps
CPU time 35.11 seconds
Started Jan 24 11:19:05 PM PST 24
Finished Jan 24 11:19:48 PM PST 24
Peak memory 146544 kb
Host smart-0e7467cb-e875-4724-bd5d-93b5a9851bfe
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=288051967 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 112.prim_prince_test.288051967
Directory /workspace/112.prim_prince_test/latest

Test location /workspace/coverage/default/113.prim_prince_test.4085653253
Short name T241
Test name
Test status
Simulation time 1555000215 ps
CPU time 26.55 seconds
Started Jan 24 11:19:01 PM PST 24
Finished Jan 24 11:19:38 PM PST 24
Peak memory 146528 kb
Host smart-75263ca8-60f0-4814-9bd2-f234cf72897e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4085653253 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 113.prim_prince_test.4085653253
Directory /workspace/113.prim_prince_test/latest

Test location /workspace/coverage/default/114.prim_prince_test.4217742199
Short name T402
Test name
Test status
Simulation time 2677887836 ps
CPU time 46.04 seconds
Started Jan 24 11:19:02 PM PST 24
Finished Jan 24 11:20:01 PM PST 24
Peak memory 146620 kb
Host smart-3ca8f7e4-fdb7-46f7-a906-cbafd431f396
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4217742199 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 114.prim_prince_test.4217742199
Directory /workspace/114.prim_prince_test/latest

Test location /workspace/coverage/default/115.prim_prince_test.1912711012
Short name T490
Test name
Test status
Simulation time 1577412358 ps
CPU time 27.44 seconds
Started Jan 24 11:19:00 PM PST 24
Finished Jan 24 11:19:39 PM PST 24
Peak memory 146540 kb
Host smart-798cad0a-4ddb-440e-b41f-0fb9cc48f3c0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1912711012 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 115.prim_prince_test.1912711012
Directory /workspace/115.prim_prince_test/latest

Test location /workspace/coverage/default/116.prim_prince_test.3038422833
Short name T342
Test name
Test status
Simulation time 2864628499 ps
CPU time 48 seconds
Started Jan 24 11:19:02 PM PST 24
Finished Jan 24 11:20:03 PM PST 24
Peak memory 146592 kb
Host smart-6e8ee89c-8740-4fad-81ad-49731522f63c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3038422833 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 116.prim_prince_test.3038422833
Directory /workspace/116.prim_prince_test/latest

Test location /workspace/coverage/default/117.prim_prince_test.4035797612
Short name T59
Test name
Test status
Simulation time 3648588784 ps
CPU time 62.84 seconds
Started Jan 24 11:19:07 PM PST 24
Finished Jan 24 11:20:28 PM PST 24
Peak memory 146624 kb
Host smart-90fc427b-a10f-47cc-86ec-ba57c43a98ba
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4035797612 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 117.prim_prince_test.4035797612
Directory /workspace/117.prim_prince_test/latest

Test location /workspace/coverage/default/118.prim_prince_test.3256933098
Short name T262
Test name
Test status
Simulation time 2315091800 ps
CPU time 38.25 seconds
Started Jan 24 11:19:02 PM PST 24
Finished Jan 24 11:19:51 PM PST 24
Peak memory 146596 kb
Host smart-456923dd-af56-43e8-a930-7487e4a5ab71
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3256933098 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 118.prim_prince_test.3256933098
Directory /workspace/118.prim_prince_test/latest

Test location /workspace/coverage/default/119.prim_prince_test.86513294
Short name T196
Test name
Test status
Simulation time 1174475983 ps
CPU time 20.43 seconds
Started Jan 24 11:19:03 PM PST 24
Finished Jan 24 11:19:31 PM PST 24
Peak memory 146548 kb
Host smart-ff79e254-d772-47ad-8650-c949e7f041bc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=86513294 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 119.prim_prince_test.86513294
Directory /workspace/119.prim_prince_test/latest

Test location /workspace/coverage/default/12.prim_prince_test.2710579326
Short name T13
Test name
Test status
Simulation time 1051327724 ps
CPU time 18.35 seconds
Started Jan 24 11:16:28 PM PST 24
Finished Jan 24 11:16:52 PM PST 24
Peak memory 146556 kb
Host smart-e41956b8-5bc4-4e4d-a25b-1b074944821a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2710579326 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 12.prim_prince_test.2710579326
Directory /workspace/12.prim_prince_test/latest

Test location /workspace/coverage/default/120.prim_prince_test.3297103424
Short name T467
Test name
Test status
Simulation time 1854767162 ps
CPU time 32.1 seconds
Started Jan 24 11:19:03 PM PST 24
Finished Jan 24 11:19:44 PM PST 24
Peak memory 146544 kb
Host smart-57096a70-eda0-41db-b734-2dfe9404572c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3297103424 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 120.prim_prince_test.3297103424
Directory /workspace/120.prim_prince_test/latest

Test location /workspace/coverage/default/121.prim_prince_test.752541970
Short name T250
Test name
Test status
Simulation time 1502263494 ps
CPU time 26.22 seconds
Started Jan 24 11:19:03 PM PST 24
Finished Jan 24 11:19:38 PM PST 24
Peak memory 146524 kb
Host smart-d520f72b-39f0-49a6-9238-5190cceb5f62
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=752541970 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 121.prim_prince_test.752541970
Directory /workspace/121.prim_prince_test/latest

Test location /workspace/coverage/default/122.prim_prince_test.2808950935
Short name T302
Test name
Test status
Simulation time 1811673524 ps
CPU time 29.99 seconds
Started Jan 24 11:19:02 PM PST 24
Finished Jan 24 11:19:41 PM PST 24
Peak memory 146544 kb
Host smart-dd5144bc-14be-41f9-9b22-8811bdc6684a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2808950935 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 122.prim_prince_test.2808950935
Directory /workspace/122.prim_prince_test/latest

Test location /workspace/coverage/default/123.prim_prince_test.76172692
Short name T234
Test name
Test status
Simulation time 828027703 ps
CPU time 14.77 seconds
Started Jan 24 11:19:03 PM PST 24
Finished Jan 24 11:19:23 PM PST 24
Peak memory 146524 kb
Host smart-e18d09d5-97e1-4bec-97e5-19f992a38cc0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=76172692 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 123.prim_prince_test.76172692
Directory /workspace/123.prim_prince_test/latest

Test location /workspace/coverage/default/124.prim_prince_test.3546667108
Short name T135
Test name
Test status
Simulation time 2250790598 ps
CPU time 37 seconds
Started Jan 24 11:19:05 PM PST 24
Finished Jan 24 11:19:53 PM PST 24
Peak memory 146552 kb
Host smart-84a24f06-bfab-4190-9d7e-73fb596ec274
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3546667108 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 124.prim_prince_test.3546667108
Directory /workspace/124.prim_prince_test/latest

Test location /workspace/coverage/default/125.prim_prince_test.2891945828
Short name T193
Test name
Test status
Simulation time 1086708614 ps
CPU time 18.41 seconds
Started Jan 24 11:19:04 PM PST 24
Finished Jan 24 11:19:28 PM PST 24
Peak memory 146560 kb
Host smart-87ecc08c-18c3-4859-899d-e903153c87e7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2891945828 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 125.prim_prince_test.2891945828
Directory /workspace/125.prim_prince_test/latest

Test location /workspace/coverage/default/126.prim_prince_test.3252761047
Short name T231
Test name
Test status
Simulation time 3071607253 ps
CPU time 51.98 seconds
Started Jan 24 11:19:07 PM PST 24
Finished Jan 24 11:20:13 PM PST 24
Peak memory 146624 kb
Host smart-831f8438-3155-4ea0-94a5-442dd435cb5e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3252761047 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 126.prim_prince_test.3252761047
Directory /workspace/126.prim_prince_test/latest

Test location /workspace/coverage/default/127.prim_prince_test.1735863109
Short name T235
Test name
Test status
Simulation time 1073859536 ps
CPU time 18.99 seconds
Started Jan 24 11:19:03 PM PST 24
Finished Jan 24 11:19:29 PM PST 24
Peak memory 146528 kb
Host smart-dd38b451-7d29-45a8-9feb-ce763cde95bf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1735863109 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 127.prim_prince_test.1735863109
Directory /workspace/127.prim_prince_test/latest

Test location /workspace/coverage/default/128.prim_prince_test.3668474308
Short name T436
Test name
Test status
Simulation time 3624915048 ps
CPU time 62.01 seconds
Started Jan 24 11:19:03 PM PST 24
Finished Jan 24 11:20:21 PM PST 24
Peak memory 146608 kb
Host smart-a48d0df0-bc31-4d46-826b-81cdc4f00829
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3668474308 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 128.prim_prince_test.3668474308
Directory /workspace/128.prim_prince_test/latest

Test location /workspace/coverage/default/129.prim_prince_test.3036979638
Short name T428
Test name
Test status
Simulation time 3133233370 ps
CPU time 52.03 seconds
Started Jan 24 11:19:06 PM PST 24
Finished Jan 24 11:20:12 PM PST 24
Peak memory 146552 kb
Host smart-8fb1bec4-9084-4ed8-8e12-3aa814710663
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3036979638 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 129.prim_prince_test.3036979638
Directory /workspace/129.prim_prince_test/latest

Test location /workspace/coverage/default/13.prim_prince_test.4163531528
Short name T17
Test name
Test status
Simulation time 1715594565 ps
CPU time 28.66 seconds
Started Jan 24 11:16:38 PM PST 24
Finished Jan 24 11:17:14 PM PST 24
Peak memory 146480 kb
Host smart-0c4a5396-c00b-4c69-96f9-9bc15655f081
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4163531528 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 13.prim_prince_test.4163531528
Directory /workspace/13.prim_prince_test/latest

Test location /workspace/coverage/default/130.prim_prince_test.2259545789
Short name T286
Test name
Test status
Simulation time 3526380977 ps
CPU time 57.85 seconds
Started Jan 24 11:19:05 PM PST 24
Finished Jan 24 11:20:16 PM PST 24
Peak memory 146552 kb
Host smart-d229152b-7efd-47f6-bbfd-3c4cebcb9a0c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2259545789 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 130.prim_prince_test.2259545789
Directory /workspace/130.prim_prince_test/latest

Test location /workspace/coverage/default/131.prim_prince_test.2020121730
Short name T407
Test name
Test status
Simulation time 1142397917 ps
CPU time 19.72 seconds
Started Jan 24 11:19:01 PM PST 24
Finished Jan 24 11:19:29 PM PST 24
Peak memory 146524 kb
Host smart-661954cb-5b27-4751-81cc-616824e1365c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2020121730 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 131.prim_prince_test.2020121730
Directory /workspace/131.prim_prince_test/latest

Test location /workspace/coverage/default/132.prim_prince_test.18731402
Short name T338
Test name
Test status
Simulation time 1977684383 ps
CPU time 33.79 seconds
Started Jan 24 11:19:01 PM PST 24
Finished Jan 24 11:19:46 PM PST 24
Peak memory 146548 kb
Host smart-67a7170c-eaee-4085-9c3e-0cd5c8fa9979
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=18731402 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 132.prim_prince_test.18731402
Directory /workspace/132.prim_prince_test/latest

Test location /workspace/coverage/default/133.prim_prince_test.2290760396
Short name T430
Test name
Test status
Simulation time 2621951549 ps
CPU time 45.71 seconds
Started Jan 24 11:19:03 PM PST 24
Finished Jan 24 11:20:02 PM PST 24
Peak memory 146588 kb
Host smart-53feea68-2da4-44ce-b8ab-26379199846e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2290760396 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 133.prim_prince_test.2290760396
Directory /workspace/133.prim_prince_test/latest

Test location /workspace/coverage/default/134.prim_prince_test.1988283347
Short name T169
Test name
Test status
Simulation time 2951472483 ps
CPU time 49.45 seconds
Started Jan 24 11:19:02 PM PST 24
Finished Jan 24 11:20:05 PM PST 24
Peak memory 146592 kb
Host smart-22070bbc-f2ce-4d7f-88fc-0688024adc58
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1988283347 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 134.prim_prince_test.1988283347
Directory /workspace/134.prim_prince_test/latest

Test location /workspace/coverage/default/135.prim_prince_test.2186577014
Short name T316
Test name
Test status
Simulation time 3108684909 ps
CPU time 51.06 seconds
Started Jan 24 11:19:27 PM PST 24
Finished Jan 24 11:20:30 PM PST 24
Peak memory 146544 kb
Host smart-1bd36ba3-0bb2-4fb7-a297-783f54e55d20
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2186577014 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 135.prim_prince_test.2186577014
Directory /workspace/135.prim_prince_test/latest

Test location /workspace/coverage/default/136.prim_prince_test.1488613384
Short name T197
Test name
Test status
Simulation time 3029117868 ps
CPU time 51.81 seconds
Started Jan 24 11:19:19 PM PST 24
Finished Jan 24 11:20:25 PM PST 24
Peak memory 146620 kb
Host smart-2b7e44b6-f3ee-47e8-b9d9-f75712b75fa7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1488613384 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 136.prim_prince_test.1488613384
Directory /workspace/136.prim_prince_test/latest

Test location /workspace/coverage/default/137.prim_prince_test.4051738555
Short name T433
Test name
Test status
Simulation time 1485728795 ps
CPU time 26.15 seconds
Started Jan 24 11:19:22 PM PST 24
Finished Jan 24 11:19:56 PM PST 24
Peak memory 146524 kb
Host smart-a7c43622-ada1-4184-ad3d-229599db883b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4051738555 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 137.prim_prince_test.4051738555
Directory /workspace/137.prim_prince_test/latest

Test location /workspace/coverage/default/138.prim_prince_test.3739177626
Short name T82
Test name
Test status
Simulation time 2802624951 ps
CPU time 46.37 seconds
Started Jan 24 11:36:52 PM PST 24
Finished Jan 24 11:37:50 PM PST 24
Peak memory 146564 kb
Host smart-57538122-2d2c-4cde-ae37-80674a6e2213
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3739177626 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 138.prim_prince_test.3739177626
Directory /workspace/138.prim_prince_test/latest

Test location /workspace/coverage/default/139.prim_prince_test.440378809
Short name T368
Test name
Test status
Simulation time 1577938546 ps
CPU time 26.84 seconds
Started Jan 24 11:19:24 PM PST 24
Finished Jan 24 11:19:58 PM PST 24
Peak memory 146560 kb
Host smart-a6e0992a-5c5d-4721-b504-c8d78acb1cfd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=440378809 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 139.prim_prince_test.440378809
Directory /workspace/139.prim_prince_test/latest

Test location /workspace/coverage/default/14.prim_prince_test.1544928848
Short name T306
Test name
Test status
Simulation time 2742591754 ps
CPU time 45.44 seconds
Started Jan 24 11:16:29 PM PST 24
Finished Jan 24 11:17:25 PM PST 24
Peak memory 146576 kb
Host smart-93b78dae-29b2-44dd-a2d9-d1afa886e998
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1544928848 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 14.prim_prince_test.1544928848
Directory /workspace/14.prim_prince_test/latest

Test location /workspace/coverage/default/140.prim_prince_test.3346597776
Short name T223
Test name
Test status
Simulation time 3584738635 ps
CPU time 61.1 seconds
Started Jan 24 11:19:23 PM PST 24
Finished Jan 24 11:20:41 PM PST 24
Peak memory 146588 kb
Host smart-f9f3d517-bfc5-48d4-898b-8b825307923c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3346597776 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 140.prim_prince_test.3346597776
Directory /workspace/140.prim_prince_test/latest

Test location /workspace/coverage/default/141.prim_prince_test.4281190869
Short name T386
Test name
Test status
Simulation time 2545577538 ps
CPU time 44.06 seconds
Started Jan 24 11:19:23 PM PST 24
Finished Jan 24 11:20:19 PM PST 24
Peak memory 146588 kb
Host smart-451f684d-bbe4-4a4f-ad22-4b9013cee0f1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4281190869 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 141.prim_prince_test.4281190869
Directory /workspace/141.prim_prince_test/latest

Test location /workspace/coverage/default/142.prim_prince_test.1083876183
Short name T205
Test name
Test status
Simulation time 2132268798 ps
CPU time 35.69 seconds
Started Jan 25 05:18:06 AM PST 24
Finished Jan 25 05:18:50 AM PST 24
Peak memory 146508 kb
Host smart-d65a5ebe-a9f7-4fbb-a7bd-5be24f7425d9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1083876183 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 142.prim_prince_test.1083876183
Directory /workspace/142.prim_prince_test/latest

Test location /workspace/coverage/default/143.prim_prince_test.2539337225
Short name T90
Test name
Test status
Simulation time 3139765716 ps
CPU time 52.49 seconds
Started Jan 24 11:19:24 PM PST 24
Finished Jan 24 11:20:30 PM PST 24
Peak memory 146624 kb
Host smart-a7050b9b-11e9-4f78-8de6-29fe8b23ca5c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2539337225 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 143.prim_prince_test.2539337225
Directory /workspace/143.prim_prince_test/latest

Test location /workspace/coverage/default/144.prim_prince_test.329278534
Short name T284
Test name
Test status
Simulation time 2369159113 ps
CPU time 44.63 seconds
Started Jan 25 12:15:59 AM PST 24
Finished Jan 25 12:16:54 AM PST 24
Peak memory 146564 kb
Host smart-57ef8426-de51-44bb-b7f6-8e8dc03ddf12
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=329278534 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 144.prim_prince_test.329278534
Directory /workspace/144.prim_prince_test/latest

Test location /workspace/coverage/default/145.prim_prince_test.1821388380
Short name T259
Test name
Test status
Simulation time 2744810288 ps
CPU time 44.73 seconds
Started Jan 24 11:19:28 PM PST 24
Finished Jan 24 11:20:23 PM PST 24
Peak memory 146500 kb
Host smart-bcac6f45-60e1-45d3-a8eb-ac750a2bf854
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1821388380 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 145.prim_prince_test.1821388380
Directory /workspace/145.prim_prince_test/latest

Test location /workspace/coverage/default/146.prim_prince_test.2308160841
Short name T308
Test name
Test status
Simulation time 1577467290 ps
CPU time 28.06 seconds
Started Jan 25 12:35:27 AM PST 24
Finished Jan 25 12:36:03 AM PST 24
Peak memory 146528 kb
Host smart-7276744a-9614-4a93-9bfc-4d70c538b935
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2308160841 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 146.prim_prince_test.2308160841
Directory /workspace/146.prim_prince_test/latest

Test location /workspace/coverage/default/147.prim_prince_test.3216442187
Short name T204
Test name
Test status
Simulation time 3171213521 ps
CPU time 53.94 seconds
Started Jan 24 11:58:32 PM PST 24
Finished Jan 24 11:59:39 PM PST 24
Peak memory 146596 kb
Host smart-17b87bab-6ed1-41ce-94a1-1383ec768f9d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3216442187 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 147.prim_prince_test.3216442187
Directory /workspace/147.prim_prince_test/latest

Test location /workspace/coverage/default/148.prim_prince_test.3882760460
Short name T154
Test name
Test status
Simulation time 1915429231 ps
CPU time 31.98 seconds
Started Jan 24 11:19:28 PM PST 24
Finished Jan 24 11:20:09 PM PST 24
Peak memory 146480 kb
Host smart-584c815f-d4e3-4ad8-9976-cccf2c029ce3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3882760460 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 148.prim_prince_test.3882760460
Directory /workspace/148.prim_prince_test/latest

Test location /workspace/coverage/default/149.prim_prince_test.2902427257
Short name T413
Test name
Test status
Simulation time 1730155749 ps
CPU time 28.8 seconds
Started Jan 24 11:19:21 PM PST 24
Finished Jan 24 11:19:58 PM PST 24
Peak memory 146544 kb
Host smart-2694bea3-9b5b-4160-abef-7bb24ecc37dc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2902427257 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 149.prim_prince_test.2902427257
Directory /workspace/149.prim_prince_test/latest

Test location /workspace/coverage/default/15.prim_prince_test.1103902525
Short name T67
Test name
Test status
Simulation time 3638753226 ps
CPU time 59.94 seconds
Started Jan 24 11:16:29 PM PST 24
Finished Jan 24 11:17:42 PM PST 24
Peak memory 146576 kb
Host smart-bbb57d84-bfb3-47c5-adba-6cf1c12c52fc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1103902525 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 15.prim_prince_test.1103902525
Directory /workspace/15.prim_prince_test/latest

Test location /workspace/coverage/default/150.prim_prince_test.1263079796
Short name T304
Test name
Test status
Simulation time 1802059047 ps
CPU time 30.22 seconds
Started Jan 24 11:19:26 PM PST 24
Finished Jan 24 11:20:05 PM PST 24
Peak memory 146488 kb
Host smart-b76e2c23-eb43-4744-a20e-fb8d045607a7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1263079796 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 150.prim_prince_test.1263079796
Directory /workspace/150.prim_prince_test/latest

Test location /workspace/coverage/default/152.prim_prince_test.694005101
Short name T325
Test name
Test status
Simulation time 1941603162 ps
CPU time 32.37 seconds
Started Jan 24 11:19:28 PM PST 24
Finished Jan 24 11:20:09 PM PST 24
Peak memory 146480 kb
Host smart-a3240140-890a-44ce-bc64-d0b696c983f5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=694005101 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 152.prim_prince_test.694005101
Directory /workspace/152.prim_prince_test/latest

Test location /workspace/coverage/default/153.prim_prince_test.1663766848
Short name T370
Test name
Test status
Simulation time 3614113611 ps
CPU time 62.07 seconds
Started Jan 25 12:25:52 AM PST 24
Finished Jan 25 12:27:09 AM PST 24
Peak memory 146620 kb
Host smart-74bd2725-c21d-4d1a-ac3a-7b31045baa92
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1663766848 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 153.prim_prince_test.1663766848
Directory /workspace/153.prim_prince_test/latest

Test location /workspace/coverage/default/154.prim_prince_test.3108735704
Short name T412
Test name
Test status
Simulation time 1227603896 ps
CPU time 20.63 seconds
Started Jan 24 11:19:28 PM PST 24
Finished Jan 24 11:19:54 PM PST 24
Peak memory 146480 kb
Host smart-306dfe75-9c86-43cd-b9cb-ef99233e0ff7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3108735704 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 154.prim_prince_test.3108735704
Directory /workspace/154.prim_prince_test/latest

Test location /workspace/coverage/default/155.prim_prince_test.4176200606
Short name T107
Test name
Test status
Simulation time 2823057278 ps
CPU time 46.19 seconds
Started Jan 25 03:15:00 AM PST 24
Finished Jan 25 03:16:01 AM PST 24
Peak memory 146616 kb
Host smart-88452149-1727-4f37-9c6a-e08fea106381
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4176200606 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 155.prim_prince_test.4176200606
Directory /workspace/155.prim_prince_test/latest

Test location /workspace/coverage/default/156.prim_prince_test.1875370492
Short name T276
Test name
Test status
Simulation time 3622148890 ps
CPU time 64.88 seconds
Started Jan 25 12:10:14 AM PST 24
Finished Jan 25 12:11:35 AM PST 24
Peak memory 146616 kb
Host smart-f476edd6-5f3a-4cd2-8a00-dd0a2a362362
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1875370492 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 156.prim_prince_test.1875370492
Directory /workspace/156.prim_prince_test/latest

Test location /workspace/coverage/default/157.prim_prince_test.2948904893
Short name T385
Test name
Test status
Simulation time 921270795 ps
CPU time 16.52 seconds
Started Jan 25 02:20:26 AM PST 24
Finished Jan 25 02:20:47 AM PST 24
Peak memory 146552 kb
Host smart-495953e6-eb2f-4442-8faa-bba421b9f013
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2948904893 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 157.prim_prince_test.2948904893
Directory /workspace/157.prim_prince_test/latest

Test location /workspace/coverage/default/158.prim_prince_test.2075544283
Short name T258
Test name
Test status
Simulation time 1642761071 ps
CPU time 26.95 seconds
Started Jan 24 11:19:26 PM PST 24
Finished Jan 24 11:20:00 PM PST 24
Peak memory 146488 kb
Host smart-ef59c983-4f1a-4c9e-90f4-29cdde994bf3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2075544283 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 158.prim_prince_test.2075544283
Directory /workspace/158.prim_prince_test/latest

Test location /workspace/coverage/default/159.prim_prince_test.4287914805
Short name T46
Test name
Test status
Simulation time 1049148180 ps
CPU time 17.18 seconds
Started Jan 24 11:19:29 PM PST 24
Finished Jan 24 11:19:51 PM PST 24
Peak memory 146480 kb
Host smart-6c92e8b7-25bf-4b8b-bb71-73593884715b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4287914805 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 159.prim_prince_test.4287914805
Directory /workspace/159.prim_prince_test/latest

Test location /workspace/coverage/default/16.prim_prince_test.3145484192
Short name T443
Test name
Test status
Simulation time 1875823052 ps
CPU time 31.59 seconds
Started Jan 24 11:16:35 PM PST 24
Finished Jan 24 11:17:15 PM PST 24
Peak memory 146532 kb
Host smart-2a595988-2c1a-429f-9ec7-fdef45057dc1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3145484192 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 16.prim_prince_test.3145484192
Directory /workspace/16.prim_prince_test/latest

Test location /workspace/coverage/default/160.prim_prince_test.3038668988
Short name T405
Test name
Test status
Simulation time 3607093628 ps
CPU time 63.42 seconds
Started Jan 25 12:58:13 AM PST 24
Finished Jan 25 12:59:31 AM PST 24
Peak memory 146600 kb
Host smart-d1db1dd3-c6a4-459d-9c89-c01f24def259
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3038668988 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 160.prim_prince_test.3038668988
Directory /workspace/160.prim_prince_test/latest

Test location /workspace/coverage/default/161.prim_prince_test.1296519638
Short name T56
Test name
Test status
Simulation time 1979382228 ps
CPU time 32.37 seconds
Started Jan 24 11:19:28 PM PST 24
Finished Jan 24 11:20:08 PM PST 24
Peak memory 146444 kb
Host smart-c4dbc74c-5997-4d59-99b0-a4d9186e0420
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1296519638 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 161.prim_prince_test.1296519638
Directory /workspace/161.prim_prince_test/latest

Test location /workspace/coverage/default/162.prim_prince_test.482328996
Short name T207
Test name
Test status
Simulation time 769277919 ps
CPU time 13.68 seconds
Started Jan 25 01:23:13 AM PST 24
Finished Jan 25 01:23:31 AM PST 24
Peak memory 146552 kb
Host smart-c611b54b-d8ae-4c86-8d64-1799d03dc3cd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=482328996 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 162.prim_prince_test.482328996
Directory /workspace/162.prim_prince_test/latest

Test location /workspace/coverage/default/163.prim_prince_test.689857078
Short name T29
Test name
Test status
Simulation time 2321261665 ps
CPU time 41.67 seconds
Started Jan 25 12:57:20 AM PST 24
Finished Jan 25 12:58:12 AM PST 24
Peak memory 146600 kb
Host smart-c110763a-9ef5-41eb-bb65-f91fc15d9d28
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=689857078 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 163.prim_prince_test.689857078
Directory /workspace/163.prim_prince_test/latest

Test location /workspace/coverage/default/164.prim_prince_test.2542103362
Short name T49
Test name
Test status
Simulation time 2623493754 ps
CPU time 47.06 seconds
Started Jan 24 11:57:43 PM PST 24
Finished Jan 24 11:58:42 PM PST 24
Peak memory 146568 kb
Host smart-9a1a4b4a-f597-44ee-8296-3df212fdf887
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2542103362 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 164.prim_prince_test.2542103362
Directory /workspace/164.prim_prince_test/latest

Test location /workspace/coverage/default/165.prim_prince_test.3328689380
Short name T280
Test name
Test status
Simulation time 1976109043 ps
CPU time 32.46 seconds
Started Jan 24 11:19:22 PM PST 24
Finished Jan 24 11:20:03 PM PST 24
Peak memory 146512 kb
Host smart-dd77d456-22e0-4214-936f-6d7f5b4ffb7b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3328689380 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 165.prim_prince_test.3328689380
Directory /workspace/165.prim_prince_test/latest

Test location /workspace/coverage/default/166.prim_prince_test.2266730756
Short name T139
Test name
Test status
Simulation time 1420126834 ps
CPU time 24.04 seconds
Started Jan 25 02:36:20 AM PST 24
Finished Jan 25 02:36:50 AM PST 24
Peak memory 146552 kb
Host smart-e7ad5268-be14-4d10-895b-dc97e06c626c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2266730756 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 166.prim_prince_test.2266730756
Directory /workspace/166.prim_prince_test/latest

Test location /workspace/coverage/default/167.prim_prince_test.2258349706
Short name T339
Test name
Test status
Simulation time 2206261589 ps
CPU time 37.11 seconds
Started Jan 24 11:19:44 PM PST 24
Finished Jan 24 11:20:30 PM PST 24
Peak memory 146576 kb
Host smart-0168b14c-0e85-46cf-9099-5bc0f5040dc5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2258349706 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 167.prim_prince_test.2258349706
Directory /workspace/167.prim_prince_test/latest

Test location /workspace/coverage/default/168.prim_prince_test.3994608326
Short name T216
Test name
Test status
Simulation time 1103521782 ps
CPU time 18.58 seconds
Started Jan 24 11:19:40 PM PST 24
Finished Jan 24 11:20:04 PM PST 24
Peak memory 146528 kb
Host smart-617f56cb-06f3-467d-afa0-0b1f8470c80b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3994608326 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 168.prim_prince_test.3994608326
Directory /workspace/168.prim_prince_test/latest

Test location /workspace/coverage/default/169.prim_prince_test.3473802883
Short name T5
Test name
Test status
Simulation time 3089677649 ps
CPU time 50.43 seconds
Started Jan 24 11:19:40 PM PST 24
Finished Jan 24 11:20:41 PM PST 24
Peak memory 146592 kb
Host smart-9e6802b0-d633-4940-a28d-d99455f3c251
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3473802883 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 169.prim_prince_test.3473802883
Directory /workspace/169.prim_prince_test/latest

Test location /workspace/coverage/default/17.prim_prince_test.498774956
Short name T455
Test name
Test status
Simulation time 1687741072 ps
CPU time 28.06 seconds
Started Jan 24 11:16:35 PM PST 24
Finished Jan 24 11:17:11 PM PST 24
Peak memory 146528 kb
Host smart-6d05e24e-7f26-485f-9aa3-965aab7508c5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=498774956 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 17.prim_prince_test.498774956
Directory /workspace/17.prim_prince_test/latest

Test location /workspace/coverage/default/170.prim_prince_test.321842717
Short name T462
Test name
Test status
Simulation time 1603421682 ps
CPU time 28.03 seconds
Started Jan 24 11:19:44 PM PST 24
Finished Jan 24 11:20:19 PM PST 24
Peak memory 146512 kb
Host smart-af1c42c2-da4b-42fe-bc4d-fc38bb06e1ce
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=321842717 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 170.prim_prince_test.321842717
Directory /workspace/170.prim_prince_test/latest

Test location /workspace/coverage/default/171.prim_prince_test.82508951
Short name T109
Test name
Test status
Simulation time 1541049493 ps
CPU time 26.81 seconds
Started Jan 24 11:19:40 PM PST 24
Finished Jan 24 11:20:14 PM PST 24
Peak memory 146516 kb
Host smart-936b13f6-a56b-4a61-89e0-f4a29fc89698
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=82508951 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 171.prim_prince_test.82508951
Directory /workspace/171.prim_prince_test/latest

Test location /workspace/coverage/default/172.prim_prince_test.2323434532
Short name T99
Test name
Test status
Simulation time 1755596420 ps
CPU time 29.89 seconds
Started Jan 24 11:19:44 PM PST 24
Finished Jan 24 11:20:21 PM PST 24
Peak memory 146512 kb
Host smart-c4a1348b-79cc-45cb-9268-935736b63c85
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2323434532 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 172.prim_prince_test.2323434532
Directory /workspace/172.prim_prince_test/latest

Test location /workspace/coverage/default/173.prim_prince_test.18005455
Short name T275
Test name
Test status
Simulation time 1036083058 ps
CPU time 18.15 seconds
Started Jan 24 11:19:44 PM PST 24
Finished Jan 24 11:20:07 PM PST 24
Peak memory 146504 kb
Host smart-ea8a2f8c-bc6c-4ba0-b5bb-e72e7d971c62
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=18005455 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 173.prim_prince_test.18005455
Directory /workspace/173.prim_prince_test/latest

Test location /workspace/coverage/default/174.prim_prince_test.247102566
Short name T79
Test name
Test status
Simulation time 1242592632 ps
CPU time 22.06 seconds
Started Jan 24 11:19:40 PM PST 24
Finished Jan 24 11:20:08 PM PST 24
Peak memory 146544 kb
Host smart-fe2a2d3b-5af3-41d1-afce-cddc30f2bed4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=247102566 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 174.prim_prince_test.247102566
Directory /workspace/174.prim_prince_test/latest

Test location /workspace/coverage/default/175.prim_prince_test.497856675
Short name T474
Test name
Test status
Simulation time 1972983998 ps
CPU time 31.68 seconds
Started Jan 24 11:19:40 PM PST 24
Finished Jan 24 11:20:20 PM PST 24
Peak memory 146488 kb
Host smart-37e9e062-b240-49ec-9818-3af8bd0a5bfa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=497856675 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 175.prim_prince_test.497856675
Directory /workspace/175.prim_prince_test/latest

Test location /workspace/coverage/default/176.prim_prince_test.1560019020
Short name T253
Test name
Test status
Simulation time 2406190532 ps
CPU time 41.42 seconds
Started Jan 24 11:19:42 PM PST 24
Finished Jan 24 11:20:34 PM PST 24
Peak memory 146620 kb
Host smart-21d72df7-f8e6-4fd8-a9d4-c88d2634da5e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1560019020 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 176.prim_prince_test.1560019020
Directory /workspace/176.prim_prince_test/latest

Test location /workspace/coverage/default/177.prim_prince_test.399536591
Short name T357
Test name
Test status
Simulation time 1276096347 ps
CPU time 21.93 seconds
Started Jan 24 11:19:40 PM PST 24
Finished Jan 24 11:20:09 PM PST 24
Peak memory 146500 kb
Host smart-677e8e26-4299-4b78-8e95-69ffb067043b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=399536591 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 177.prim_prince_test.399536591
Directory /workspace/177.prim_prince_test/latest

Test location /workspace/coverage/default/178.prim_prince_test.1947707012
Short name T473
Test name
Test status
Simulation time 2386805882 ps
CPU time 40.91 seconds
Started Jan 24 11:20:00 PM PST 24
Finished Jan 24 11:20:53 PM PST 24
Peak memory 146592 kb
Host smart-258c464b-0172-4494-ab54-e7c4ae7e803a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1947707012 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 178.prim_prince_test.1947707012
Directory /workspace/178.prim_prince_test/latest

Test location /workspace/coverage/default/179.prim_prince_test.395383618
Short name T383
Test name
Test status
Simulation time 2534290190 ps
CPU time 42.8 seconds
Started Jan 24 11:19:59 PM PST 24
Finished Jan 24 11:20:52 PM PST 24
Peak memory 146620 kb
Host smart-52c2944f-9aa5-4455-b88c-9162e6f79478
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=395383618 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 179.prim_prince_test.395383618
Directory /workspace/179.prim_prince_test/latest

Test location /workspace/coverage/default/18.prim_prince_test.3347988710
Short name T242
Test name
Test status
Simulation time 1863311860 ps
CPU time 30.91 seconds
Started Jan 24 11:16:46 PM PST 24
Finished Jan 24 11:17:27 PM PST 24
Peak memory 146544 kb
Host smart-92a0efc7-8de5-47c5-80e4-323da14c83a7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3347988710 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 18.prim_prince_test.3347988710
Directory /workspace/18.prim_prince_test/latest

Test location /workspace/coverage/default/180.prim_prince_test.2638918234
Short name T329
Test name
Test status
Simulation time 2957850341 ps
CPU time 49.94 seconds
Started Jan 24 11:20:03 PM PST 24
Finished Jan 24 11:21:05 PM PST 24
Peak memory 146620 kb
Host smart-37f0db11-aa24-49e8-8e82-6a973b66c5f1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2638918234 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 180.prim_prince_test.2638918234
Directory /workspace/180.prim_prince_test/latest

Test location /workspace/coverage/default/181.prim_prince_test.1917062661
Short name T381
Test name
Test status
Simulation time 2242858224 ps
CPU time 38 seconds
Started Jan 24 11:20:00 PM PST 24
Finished Jan 24 11:20:50 PM PST 24
Peak memory 146608 kb
Host smart-3d2ce268-93fa-4c2d-b82f-25da76f1be4e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1917062661 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 181.prim_prince_test.1917062661
Directory /workspace/181.prim_prince_test/latest

Test location /workspace/coverage/default/182.prim_prince_test.1922762514
Short name T318
Test name
Test status
Simulation time 891326566 ps
CPU time 15.61 seconds
Started Jan 24 11:19:59 PM PST 24
Finished Jan 24 11:20:20 PM PST 24
Peak memory 146524 kb
Host smart-13f56036-6c87-43d4-a7a8-06185e61c140
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1922762514 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 182.prim_prince_test.1922762514
Directory /workspace/182.prim_prince_test/latest

Test location /workspace/coverage/default/183.prim_prince_test.1465836546
Short name T101
Test name
Test status
Simulation time 1717929366 ps
CPU time 29.55 seconds
Started Jan 24 11:20:01 PM PST 24
Finished Jan 24 11:20:41 PM PST 24
Peak memory 146540 kb
Host smart-4f64723b-476a-4893-bec9-783e5e362a46
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1465836546 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 183.prim_prince_test.1465836546
Directory /workspace/183.prim_prince_test/latest

Test location /workspace/coverage/default/184.prim_prince_test.3460496216
Short name T211
Test name
Test status
Simulation time 2008197529 ps
CPU time 34.35 seconds
Started Jan 24 11:20:02 PM PST 24
Finished Jan 24 11:20:46 PM PST 24
Peak memory 146556 kb
Host smart-16f2bbd3-3c8c-46d8-86c4-d3eae1f8dd60
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3460496216 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 184.prim_prince_test.3460496216
Directory /workspace/184.prim_prince_test/latest

Test location /workspace/coverage/default/185.prim_prince_test.3741790568
Short name T187
Test name
Test status
Simulation time 2075624315 ps
CPU time 34.95 seconds
Started Jan 24 11:19:58 PM PST 24
Finished Jan 24 11:20:41 PM PST 24
Peak memory 146524 kb
Host smart-a583e819-2af4-4062-b834-eb96e6dc5bee
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3741790568 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 185.prim_prince_test.3741790568
Directory /workspace/185.prim_prince_test/latest

Test location /workspace/coverage/default/186.prim_prince_test.3471179095
Short name T63
Test name
Test status
Simulation time 2362097582 ps
CPU time 39.45 seconds
Started Jan 24 11:20:02 PM PST 24
Finished Jan 24 11:20:52 PM PST 24
Peak memory 146620 kb
Host smart-0611dbd9-d54f-4411-a423-43f6c16ed9e3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3471179095 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 186.prim_prince_test.3471179095
Directory /workspace/186.prim_prince_test/latest

Test location /workspace/coverage/default/187.prim_prince_test.1964758503
Short name T366
Test name
Test status
Simulation time 1920356763 ps
CPU time 32.76 seconds
Started Jan 24 11:20:03 PM PST 24
Finished Jan 24 11:20:44 PM PST 24
Peak memory 146556 kb
Host smart-fc8c3d9c-2318-4eb7-8a91-0accbaad2e06
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1964758503 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 187.prim_prince_test.1964758503
Directory /workspace/187.prim_prince_test/latest

Test location /workspace/coverage/default/188.prim_prince_test.376114684
Short name T360
Test name
Test status
Simulation time 759813429 ps
CPU time 12.87 seconds
Started Jan 24 11:20:02 PM PST 24
Finished Jan 24 11:20:20 PM PST 24
Peak memory 146556 kb
Host smart-67de4107-1be8-4fe9-bfba-1495d3f1704d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=376114684 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 188.prim_prince_test.376114684
Directory /workspace/188.prim_prince_test/latest

Test location /workspace/coverage/default/189.prim_prince_test.470086993
Short name T323
Test name
Test status
Simulation time 2134432762 ps
CPU time 37.6 seconds
Started Jan 25 03:03:37 AM PST 24
Finished Jan 25 03:04:27 AM PST 24
Peak memory 146552 kb
Host smart-68bac27a-5058-41f2-a2ab-9768b6d05704
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=470086993 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 189.prim_prince_test.470086993
Directory /workspace/189.prim_prince_test/latest

Test location /workspace/coverage/default/19.prim_prince_test.468884528
Short name T28
Test name
Test status
Simulation time 3275091614 ps
CPU time 54.29 seconds
Started Jan 24 11:16:49 PM PST 24
Finished Jan 24 11:17:57 PM PST 24
Peak memory 146572 kb
Host smart-d9059f3d-e6d7-4956-a593-85fc4f3e7208
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=468884528 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 19.prim_prince_test.468884528
Directory /workspace/19.prim_prince_test/latest

Test location /workspace/coverage/default/190.prim_prince_test.3238444819
Short name T221
Test name
Test status
Simulation time 2397127875 ps
CPU time 39.51 seconds
Started Jan 24 11:55:10 PM PST 24
Finished Jan 24 11:55:58 PM PST 24
Peak memory 146612 kb
Host smart-f02f856d-c8f6-4c73-9b37-eef8ce9b078d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3238444819 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 190.prim_prince_test.3238444819
Directory /workspace/190.prim_prince_test/latest

Test location /workspace/coverage/default/191.prim_prince_test.876014883
Short name T356
Test name
Test status
Simulation time 2910846716 ps
CPU time 49.51 seconds
Started Jan 24 11:20:18 PM PST 24
Finished Jan 24 11:21:22 PM PST 24
Peak memory 146608 kb
Host smart-02ca8ea7-8b93-4b7f-829c-0e73dc1a8807
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=876014883 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 191.prim_prince_test.876014883
Directory /workspace/191.prim_prince_test/latest

Test location /workspace/coverage/default/192.prim_prince_test.3492362044
Short name T471
Test name
Test status
Simulation time 1350321486 ps
CPU time 23.26 seconds
Started Jan 24 11:20:16 PM PST 24
Finished Jan 24 11:20:46 PM PST 24
Peak memory 146524 kb
Host smart-8862bad5-6461-40df-87f5-53623089a1ac
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3492362044 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 192.prim_prince_test.3492362044
Directory /workspace/192.prim_prince_test/latest

Test location /workspace/coverage/default/193.prim_prince_test.307686129
Short name T341
Test name
Test status
Simulation time 2292323679 ps
CPU time 44.3 seconds
Started Jan 25 02:01:33 AM PST 24
Finished Jan 25 02:02:37 AM PST 24
Peak memory 146532 kb
Host smart-d7ba9d1a-e739-4e8a-b362-1397768189cc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=307686129 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 193.prim_prince_test.307686129
Directory /workspace/193.prim_prince_test/latest

Test location /workspace/coverage/default/194.prim_prince_test.3295219354
Short name T394
Test name
Test status
Simulation time 1521631097 ps
CPU time 26.21 seconds
Started Jan 24 11:20:34 PM PST 24
Finished Jan 24 11:21:06 PM PST 24
Peak memory 146324 kb
Host smart-0ff906f8-fc61-4a78-bc25-3481d9aa4574
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3295219354 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 194.prim_prince_test.3295219354
Directory /workspace/194.prim_prince_test/latest

Test location /workspace/coverage/default/195.prim_prince_test.1562255333
Short name T30
Test name
Test status
Simulation time 988162621 ps
CPU time 16.77 seconds
Started Jan 24 11:20:33 PM PST 24
Finished Jan 24 11:20:54 PM PST 24
Peak memory 146512 kb
Host smart-682d61fd-2ca4-4125-94cf-6770aea4d4d4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1562255333 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 195.prim_prince_test.1562255333
Directory /workspace/195.prim_prince_test/latest

Test location /workspace/coverage/default/196.prim_prince_test.3659361699
Short name T483
Test name
Test status
Simulation time 3337562641 ps
CPU time 58.23 seconds
Started Jan 24 11:20:16 PM PST 24
Finished Jan 24 11:21:31 PM PST 24
Peak memory 146608 kb
Host smart-7e084180-98eb-476d-ad49-3790a823ef43
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3659361699 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 196.prim_prince_test.3659361699
Directory /workspace/196.prim_prince_test/latest

Test location /workspace/coverage/default/197.prim_prince_test.3800308021
Short name T441
Test name
Test status
Simulation time 1712273097 ps
CPU time 29.68 seconds
Started Jan 24 11:20:34 PM PST 24
Finished Jan 24 11:21:11 PM PST 24
Peak memory 146344 kb
Host smart-9f9d559a-7281-4847-8b96-6f616f27f455
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3800308021 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 197.prim_prince_test.3800308021
Directory /workspace/197.prim_prince_test/latest

Test location /workspace/coverage/default/198.prim_prince_test.155682952
Short name T113
Test name
Test status
Simulation time 1649116943 ps
CPU time 28.04 seconds
Started Jan 24 11:20:17 PM PST 24
Finished Jan 24 11:20:53 PM PST 24
Peak memory 146560 kb
Host smart-f46c1395-4781-47a3-bfff-308161e0c83c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=155682952 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 198.prim_prince_test.155682952
Directory /workspace/198.prim_prince_test/latest

Test location /workspace/coverage/default/199.prim_prince_test.1458844859
Short name T415
Test name
Test status
Simulation time 2669219155 ps
CPU time 46.29 seconds
Started Jan 24 11:20:17 PM PST 24
Finished Jan 24 11:21:16 PM PST 24
Peak memory 146624 kb
Host smart-e7eb53ee-d729-4043-b840-3b7817293827
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1458844859 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 199.prim_prince_test.1458844859
Directory /workspace/199.prim_prince_test/latest

Test location /workspace/coverage/default/2.prim_prince_test.1895183423
Short name T251
Test name
Test status
Simulation time 1399064463 ps
CPU time 23.56 seconds
Started Jan 24 11:16:21 PM PST 24
Finished Jan 24 11:16:52 PM PST 24
Peak memory 145608 kb
Host smart-771ed287-12d0-40a3-a515-6f49b63049de
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1895183423 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 2.prim_prince_test.1895183423
Directory /workspace/2.prim_prince_test/latest

Test location /workspace/coverage/default/20.prim_prince_test.2653914558
Short name T466
Test name
Test status
Simulation time 3718479611 ps
CPU time 65.8 seconds
Started Jan 24 11:16:44 PM PST 24
Finished Jan 24 11:18:10 PM PST 24
Peak memory 146588 kb
Host smart-e46b885e-16f2-4482-b1f0-802ed8e01f00
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2653914558 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 20.prim_prince_test.2653914558
Directory /workspace/20.prim_prince_test/latest

Test location /workspace/coverage/default/200.prim_prince_test.565954691
Short name T69
Test name
Test status
Simulation time 3115815179 ps
CPU time 53.17 seconds
Started Jan 24 11:20:18 PM PST 24
Finished Jan 24 11:21:29 PM PST 24
Peak memory 146620 kb
Host smart-be08ea0c-9b5b-479f-a4b7-5e8e7356bc31
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=565954691 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 200.prim_prince_test.565954691
Directory /workspace/200.prim_prince_test/latest

Test location /workspace/coverage/default/201.prim_prince_test.8146377
Short name T91
Test name
Test status
Simulation time 2811619062 ps
CPU time 46.48 seconds
Started Jan 24 11:37:59 PM PST 24
Finished Jan 24 11:38:56 PM PST 24
Peak memory 146532 kb
Host smart-456b8b09-d7f3-498a-b8ef-afa90da717fe
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=8146377 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspac
e/coverage/default.vdb -cm_log /dev/null -cm_name 201.prim_prince_test.8146377
Directory /workspace/201.prim_prince_test/latest

Test location /workspace/coverage/default/202.prim_prince_test.2393980714
Short name T201
Test name
Test status
Simulation time 878467061 ps
CPU time 15.73 seconds
Started Jan 24 11:20:16 PM PST 24
Finished Jan 24 11:20:36 PM PST 24
Peak memory 146528 kb
Host smart-c79ac26e-a364-48ca-82ae-77f330ed568b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2393980714 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 202.prim_prince_test.2393980714
Directory /workspace/202.prim_prince_test/latest

Test location /workspace/coverage/default/203.prim_prince_test.231254779
Short name T303
Test name
Test status
Simulation time 1252821851 ps
CPU time 21.08 seconds
Started Jan 24 11:20:18 PM PST 24
Finished Jan 24 11:20:47 PM PST 24
Peak memory 146532 kb
Host smart-7bffb0a4-3284-42ec-9900-676b984e6daa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=231254779 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 203.prim_prince_test.231254779
Directory /workspace/203.prim_prince_test/latest

Test location /workspace/coverage/default/204.prim_prince_test.4170385081
Short name T478
Test name
Test status
Simulation time 2443107075 ps
CPU time 41.04 seconds
Started Jan 24 11:20:34 PM PST 24
Finished Jan 24 11:21:24 PM PST 24
Peak memory 146576 kb
Host smart-456bc8ec-62a7-48c5-94a8-01af18c24349
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4170385081 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 204.prim_prince_test.4170385081
Directory /workspace/204.prim_prince_test/latest

Test location /workspace/coverage/default/205.prim_prince_test.1904058975
Short name T347
Test name
Test status
Simulation time 3050165462 ps
CPU time 52.01 seconds
Started Jan 24 11:20:34 PM PST 24
Finished Jan 24 11:21:38 PM PST 24
Peak memory 146576 kb
Host smart-621a66a0-e1a7-4dbd-969a-210b99a11930
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1904058975 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 205.prim_prince_test.1904058975
Directory /workspace/205.prim_prince_test/latest

Test location /workspace/coverage/default/206.prim_prince_test.273781388
Short name T218
Test name
Test status
Simulation time 880382793 ps
CPU time 14.58 seconds
Started Jan 24 11:20:17 PM PST 24
Finished Jan 24 11:20:36 PM PST 24
Peak memory 146544 kb
Host smart-da23351a-f85d-47b3-8964-f2e3d43d4630
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=273781388 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 206.prim_prince_test.273781388
Directory /workspace/206.prim_prince_test/latest

Test location /workspace/coverage/default/207.prim_prince_test.4076652899
Short name T390
Test name
Test status
Simulation time 1502528161 ps
CPU time 25.37 seconds
Started Jan 24 11:20:17 PM PST 24
Finished Jan 24 11:20:51 PM PST 24
Peak memory 146528 kb
Host smart-9c251fad-b2d3-452c-82ef-10dc7dad4fa2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4076652899 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 207.prim_prince_test.4076652899
Directory /workspace/207.prim_prince_test/latest

Test location /workspace/coverage/default/208.prim_prince_test.1674334000
Short name T160
Test name
Test status
Simulation time 1882739218 ps
CPU time 31.42 seconds
Started Jan 24 11:37:55 PM PST 24
Finished Jan 24 11:38:34 PM PST 24
Peak memory 146528 kb
Host smart-37008103-e5d0-419e-8fee-e81a26f9efaa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1674334000 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 208.prim_prince_test.1674334000
Directory /workspace/208.prim_prince_test/latest

Test location /workspace/coverage/default/209.prim_prince_test.3571257877
Short name T479
Test name
Test status
Simulation time 1207725434 ps
CPU time 21.97 seconds
Started Jan 25 01:19:29 AM PST 24
Finished Jan 25 01:19:57 AM PST 24
Peak memory 146552 kb
Host smart-b958029a-02b3-44bb-bb14-35123cd16d6c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3571257877 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 209.prim_prince_test.3571257877
Directory /workspace/209.prim_prince_test/latest

Test location /workspace/coverage/default/21.prim_prince_test.3548872678
Short name T333
Test name
Test status
Simulation time 2021884222 ps
CPU time 35.3 seconds
Started Jan 24 11:16:45 PM PST 24
Finished Jan 24 11:17:33 PM PST 24
Peak memory 146540 kb
Host smart-eb98eb23-5fc7-4683-86b0-b238a105d143
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3548872678 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 21.prim_prince_test.3548872678
Directory /workspace/21.prim_prince_test/latest

Test location /workspace/coverage/default/210.prim_prince_test.3642603000
Short name T199
Test name
Test status
Simulation time 3029236190 ps
CPU time 51.38 seconds
Started Jan 24 11:20:34 PM PST 24
Finished Jan 24 11:21:37 PM PST 24
Peak memory 146576 kb
Host smart-4af52f0e-a27b-4553-a1d1-59a67afacef6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3642603000 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 210.prim_prince_test.3642603000
Directory /workspace/210.prim_prince_test/latest

Test location /workspace/coverage/default/211.prim_prince_test.3920591617
Short name T378
Test name
Test status
Simulation time 1763799454 ps
CPU time 29.12 seconds
Started Jan 24 11:20:19 PM PST 24
Finished Jan 24 11:20:57 PM PST 24
Peak memory 146556 kb
Host smart-3968bc92-8e4f-48a4-bd50-67f8ecf441e1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3920591617 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 211.prim_prince_test.3920591617
Directory /workspace/211.prim_prince_test/latest

Test location /workspace/coverage/default/212.prim_prince_test.1013947276
Short name T209
Test name
Test status
Simulation time 921684133 ps
CPU time 15.56 seconds
Started Jan 24 11:20:18 PM PST 24
Finished Jan 24 11:20:41 PM PST 24
Peak memory 146532 kb
Host smart-2b07ade0-0eb9-4ae1-8d3f-85c89e952c9c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1013947276 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 212.prim_prince_test.1013947276
Directory /workspace/212.prim_prince_test/latest

Test location /workspace/coverage/default/213.prim_prince_test.3681011223
Short name T8
Test name
Test status
Simulation time 1105052690 ps
CPU time 18.74 seconds
Started Jan 24 11:20:36 PM PST 24
Finished Jan 24 11:21:00 PM PST 24
Peak memory 146556 kb
Host smart-d2e7cec8-0fcb-4e1a-8fc9-b7828ab93ebd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3681011223 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 213.prim_prince_test.3681011223
Directory /workspace/213.prim_prince_test/latest

Test location /workspace/coverage/default/214.prim_prince_test.2047152252
Short name T191
Test name
Test status
Simulation time 2961488032 ps
CPU time 51.31 seconds
Started Jan 24 11:20:37 PM PST 24
Finished Jan 24 11:21:42 PM PST 24
Peak memory 146608 kb
Host smart-c1e0aef0-69f7-4978-bbcd-e894e7270ed8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2047152252 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 214.prim_prince_test.2047152252
Directory /workspace/214.prim_prince_test/latest

Test location /workspace/coverage/default/215.prim_prince_test.1969197156
Short name T450
Test name
Test status
Simulation time 2000810213 ps
CPU time 34.27 seconds
Started Jan 24 11:20:37 PM PST 24
Finished Jan 24 11:21:21 PM PST 24
Peak memory 146528 kb
Host smart-2993156e-4076-4a58-9de6-2166a767f506
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1969197156 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 215.prim_prince_test.1969197156
Directory /workspace/215.prim_prince_test/latest

Test location /workspace/coverage/default/216.prim_prince_test.1062138548
Short name T24
Test name
Test status
Simulation time 2680571263 ps
CPU time 46.42 seconds
Started Jan 24 11:20:39 PM PST 24
Finished Jan 24 11:21:38 PM PST 24
Peak memory 146588 kb
Host smart-d9c9ea90-4a08-485d-8043-83ce8449515c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1062138548 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 216.prim_prince_test.1062138548
Directory /workspace/216.prim_prince_test/latest

Test location /workspace/coverage/default/217.prim_prince_test.2590773740
Short name T240
Test name
Test status
Simulation time 3738741442 ps
CPU time 64.14 seconds
Started Jan 24 11:20:34 PM PST 24
Finished Jan 24 11:21:55 PM PST 24
Peak memory 146604 kb
Host smart-bb5d5032-5d1d-4267-99be-f029f12127f0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2590773740 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 217.prim_prince_test.2590773740
Directory /workspace/217.prim_prince_test/latest

Test location /workspace/coverage/default/218.prim_prince_test.3667514797
Short name T152
Test name
Test status
Simulation time 1026093959 ps
CPU time 17.77 seconds
Started Jan 24 11:20:38 PM PST 24
Finished Jan 24 11:21:01 PM PST 24
Peak memory 146528 kb
Host smart-c7db3195-7663-4a3d-afcc-b4c60db4bd14
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3667514797 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 218.prim_prince_test.3667514797
Directory /workspace/218.prim_prince_test/latest

Test location /workspace/coverage/default/219.prim_prince_test.823463484
Short name T281
Test name
Test status
Simulation time 3631240575 ps
CPU time 62.47 seconds
Started Jan 24 11:20:38 PM PST 24
Finished Jan 24 11:21:56 PM PST 24
Peak memory 146608 kb
Host smart-7d2efb57-ceef-4be5-9ae1-74be89509282
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=823463484 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 219.prim_prince_test.823463484
Directory /workspace/219.prim_prince_test/latest

Test location /workspace/coverage/default/22.prim_prince_test.1526605068
Short name T111
Test name
Test status
Simulation time 986018714 ps
CPU time 17.44 seconds
Started Jan 24 11:16:46 PM PST 24
Finished Jan 24 11:17:12 PM PST 24
Peak memory 146544 kb
Host smart-0eb534cf-c000-41fb-9a00-58fbea817096
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1526605068 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 22.prim_prince_test.1526605068
Directory /workspace/22.prim_prince_test/latest

Test location /workspace/coverage/default/220.prim_prince_test.3845941634
Short name T332
Test name
Test status
Simulation time 2860282092 ps
CPU time 49.79 seconds
Started Jan 24 11:20:34 PM PST 24
Finished Jan 24 11:21:37 PM PST 24
Peak memory 146592 kb
Host smart-7b41f967-e5d0-4475-8fa8-4e7b7f1fe5c6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3845941634 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 220.prim_prince_test.3845941634
Directory /workspace/220.prim_prince_test/latest

Test location /workspace/coverage/default/221.prim_prince_test.1102597300
Short name T345
Test name
Test status
Simulation time 2421222768 ps
CPU time 42.62 seconds
Started Jan 24 11:20:35 PM PST 24
Finished Jan 24 11:21:31 PM PST 24
Peak memory 146588 kb
Host smart-48754c62-885e-4fa8-983b-c7ed0f80dc52
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1102597300 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 221.prim_prince_test.1102597300
Directory /workspace/221.prim_prince_test/latest

Test location /workspace/coverage/default/222.prim_prince_test.3539561047
Short name T359
Test name
Test status
Simulation time 2436048555 ps
CPU time 41.09 seconds
Started Jan 24 11:20:36 PM PST 24
Finished Jan 24 11:21:27 PM PST 24
Peak memory 146620 kb
Host smart-e5c9c5d9-0ab2-4420-b312-279e8eb0bf4d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3539561047 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 222.prim_prince_test.3539561047
Directory /workspace/222.prim_prince_test/latest

Test location /workspace/coverage/default/223.prim_prince_test.3970621863
Short name T296
Test name
Test status
Simulation time 2192274128 ps
CPU time 36.55 seconds
Started Jan 24 11:20:32 PM PST 24
Finished Jan 24 11:21:17 PM PST 24
Peak memory 146592 kb
Host smart-c971507a-ea58-4903-a226-8a0315352d09
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3970621863 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 223.prim_prince_test.3970621863
Directory /workspace/223.prim_prince_test/latest

Test location /workspace/coverage/default/224.prim_prince_test.3788157407
Short name T87
Test name
Test status
Simulation time 1897355570 ps
CPU time 32.14 seconds
Started Jan 24 11:21:05 PM PST 24
Finished Jan 24 11:21:44 PM PST 24
Peak memory 146512 kb
Host smart-99e7c4d5-12fa-491e-a05a-94d515aa50af
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3788157407 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 224.prim_prince_test.3788157407
Directory /workspace/224.prim_prince_test/latest

Test location /workspace/coverage/default/225.prim_prince_test.1467969443
Short name T54
Test name
Test status
Simulation time 819097501 ps
CPU time 14.02 seconds
Started Jan 24 11:20:56 PM PST 24
Finished Jan 24 11:21:14 PM PST 24
Peak memory 146532 kb
Host smart-c678b0c7-8dc1-4015-a242-dde6a397b46d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1467969443 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 225.prim_prince_test.1467969443
Directory /workspace/225.prim_prince_test/latest

Test location /workspace/coverage/default/226.prim_prince_test.1651722116
Short name T453
Test name
Test status
Simulation time 1576609179 ps
CPU time 27.88 seconds
Started Jan 24 11:20:55 PM PST 24
Finished Jan 24 11:21:31 PM PST 24
Peak memory 146524 kb
Host smart-9f321066-63bb-4df7-87de-84a710268c80
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1651722116 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 226.prim_prince_test.1651722116
Directory /workspace/226.prim_prince_test/latest

Test location /workspace/coverage/default/227.prim_prince_test.1229404887
Short name T434
Test name
Test status
Simulation time 1771816076 ps
CPU time 30.49 seconds
Started Jan 24 11:20:57 PM PST 24
Finished Jan 24 11:21:36 PM PST 24
Peak memory 146528 kb
Host smart-fd36abdf-bb0a-4937-9a67-20b4e538efde
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1229404887 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 227.prim_prince_test.1229404887
Directory /workspace/227.prim_prince_test/latest

Test location /workspace/coverage/default/228.prim_prince_test.1759043185
Short name T129
Test name
Test status
Simulation time 997891054 ps
CPU time 17.48 seconds
Started Jan 24 11:20:56 PM PST 24
Finished Jan 24 11:21:19 PM PST 24
Peak memory 146540 kb
Host smart-d1a7cd1a-a999-4c29-bc19-9a630b9fd8d4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1759043185 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 228.prim_prince_test.1759043185
Directory /workspace/228.prim_prince_test/latest

Test location /workspace/coverage/default/229.prim_prince_test.1883753184
Short name T399
Test name
Test status
Simulation time 1910845924 ps
CPU time 32.9 seconds
Started Jan 24 11:20:55 PM PST 24
Finished Jan 24 11:21:37 PM PST 24
Peak memory 146544 kb
Host smart-fb6dfced-94ec-4cc6-9d4e-85f620829230
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1883753184 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 229.prim_prince_test.1883753184
Directory /workspace/229.prim_prince_test/latest

Test location /workspace/coverage/default/23.prim_prince_test.824612321
Short name T100
Test name
Test status
Simulation time 2560475838 ps
CPU time 42.31 seconds
Started Jan 24 11:16:45 PM PST 24
Finished Jan 24 11:17:40 PM PST 24
Peak memory 146584 kb
Host smart-3adfa437-61c8-47fd-bf4d-dc9eafabe6de
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=824612321 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 23.prim_prince_test.824612321
Directory /workspace/23.prim_prince_test/latest

Test location /workspace/coverage/default/230.prim_prince_test.337660957
Short name T267
Test name
Test status
Simulation time 2203171109 ps
CPU time 38.54 seconds
Started Jan 24 11:20:57 PM PST 24
Finished Jan 24 11:21:47 PM PST 24
Peak memory 146592 kb
Host smart-d779016b-bbd2-4e43-ab18-18c2d524dc42
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=337660957 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 230.prim_prince_test.337660957
Directory /workspace/230.prim_prince_test/latest

Test location /workspace/coverage/default/231.prim_prince_test.1231293486
Short name T372
Test name
Test status
Simulation time 1878031441 ps
CPU time 33.07 seconds
Started Jan 24 11:21:15 PM PST 24
Finished Jan 24 11:21:58 PM PST 24
Peak memory 146532 kb
Host smart-de5ef35f-ced9-4308-978f-c365e3437280
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1231293486 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 231.prim_prince_test.1231293486
Directory /workspace/231.prim_prince_test/latest

Test location /workspace/coverage/default/232.prim_prince_test.638248484
Short name T452
Test name
Test status
Simulation time 2045658210 ps
CPU time 34.97 seconds
Started Jan 24 11:21:20 PM PST 24
Finished Jan 24 11:22:11 PM PST 24
Peak memory 146532 kb
Host smart-9b2ba183-9ae0-42e1-82f5-0bd73188a50d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=638248484 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 232.prim_prince_test.638248484
Directory /workspace/232.prim_prince_test/latest

Test location /workspace/coverage/default/233.prim_prince_test.3513983588
Short name T468
Test name
Test status
Simulation time 3492885971 ps
CPU time 60.03 seconds
Started Jan 24 11:21:16 PM PST 24
Finished Jan 24 11:22:32 PM PST 24
Peak memory 146608 kb
Host smart-007f1edb-e07a-4b67-8bcb-313c9868db37
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3513983588 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 233.prim_prince_test.3513983588
Directory /workspace/233.prim_prince_test/latest

Test location /workspace/coverage/default/234.prim_prince_test.324924462
Short name T230
Test name
Test status
Simulation time 3549613424 ps
CPU time 60.08 seconds
Started Jan 24 11:21:16 PM PST 24
Finished Jan 24 11:22:31 PM PST 24
Peak memory 146620 kb
Host smart-b65cc30f-4924-4b4c-81a5-10bc42a9bfba
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=324924462 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 234.prim_prince_test.324924462
Directory /workspace/234.prim_prince_test/latest

Test location /workspace/coverage/default/235.prim_prince_test.1747058498
Short name T311
Test name
Test status
Simulation time 1647166375 ps
CPU time 28.31 seconds
Started Jan 24 11:21:15 PM PST 24
Finished Jan 24 11:21:51 PM PST 24
Peak memory 146524 kb
Host smart-d651c6c3-5a77-4720-ace6-1c04ba41e94b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1747058498 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 235.prim_prince_test.1747058498
Directory /workspace/235.prim_prince_test/latest

Test location /workspace/coverage/default/236.prim_prince_test.2961859477
Short name T156
Test name
Test status
Simulation time 2262221639 ps
CPU time 38.59 seconds
Started Jan 24 11:21:16 PM PST 24
Finished Jan 24 11:22:05 PM PST 24
Peak memory 146608 kb
Host smart-4b3b908c-4d9e-401f-a42b-30dbf7ea87c6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2961859477 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 236.prim_prince_test.2961859477
Directory /workspace/236.prim_prince_test/latest

Test location /workspace/coverage/default/237.prim_prince_test.3230345742
Short name T285
Test name
Test status
Simulation time 2716968080 ps
CPU time 45.54 seconds
Started Jan 24 11:21:16 PM PST 24
Finished Jan 24 11:22:13 PM PST 24
Peak memory 146564 kb
Host smart-299bdc56-6c6c-4ab5-be04-b9f99e008871
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3230345742 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 237.prim_prince_test.3230345742
Directory /workspace/237.prim_prince_test/latest

Test location /workspace/coverage/default/238.prim_prince_test.223390120
Short name T392
Test name
Test status
Simulation time 1864002877 ps
CPU time 31.73 seconds
Started Jan 24 11:21:16 PM PST 24
Finished Jan 24 11:21:57 PM PST 24
Peak memory 146524 kb
Host smart-50f2fc75-9535-4d7d-b26e-30f2943e3eeb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=223390120 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 238.prim_prince_test.223390120
Directory /workspace/238.prim_prince_test/latest

Test location /workspace/coverage/default/239.prim_prince_test.1670175842
Short name T115
Test name
Test status
Simulation time 1061622827 ps
CPU time 18.25 seconds
Started Jan 24 11:21:17 PM PST 24
Finished Jan 24 11:21:41 PM PST 24
Peak memory 146528 kb
Host smart-dba70c26-9424-410f-b10d-646f4b98d46d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1670175842 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 239.prim_prince_test.1670175842
Directory /workspace/239.prim_prince_test/latest

Test location /workspace/coverage/default/24.prim_prince_test.3851217221
Short name T300
Test name
Test status
Simulation time 2002799146 ps
CPU time 32.73 seconds
Started Jan 24 11:16:48 PM PST 24
Finished Jan 24 11:17:31 PM PST 24
Peak memory 146500 kb
Host smart-77d0ef45-83ee-4c58-aade-033328d38fbe
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3851217221 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 24.prim_prince_test.3851217221
Directory /workspace/24.prim_prince_test/latest

Test location /workspace/coverage/default/240.prim_prince_test.3876565483
Short name T327
Test name
Test status
Simulation time 3044837956 ps
CPU time 51.56 seconds
Started Jan 24 11:21:16 PM PST 24
Finished Jan 24 11:22:20 PM PST 24
Peak memory 146620 kb
Host smart-d7dee0b2-2dec-467f-859e-4ff39f248c04
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3876565483 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 240.prim_prince_test.3876565483
Directory /workspace/240.prim_prince_test/latest

Test location /workspace/coverage/default/241.prim_prince_test.4098462370
Short name T210
Test name
Test status
Simulation time 2947655400 ps
CPU time 50.14 seconds
Started Jan 24 11:21:16 PM PST 24
Finished Jan 24 11:22:20 PM PST 24
Peak memory 146588 kb
Host smart-03afe065-734d-4aeb-b7ae-c359ad41d1d0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4098462370 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 241.prim_prince_test.4098462370
Directory /workspace/241.prim_prince_test/latest

Test location /workspace/coverage/default/242.prim_prince_test.2483184021
Short name T352
Test name
Test status
Simulation time 3675337873 ps
CPU time 63.55 seconds
Started Jan 24 11:21:19 PM PST 24
Finished Jan 24 11:22:44 PM PST 24
Peak memory 146604 kb
Host smart-689ecfcd-66f6-4a2a-b640-1bd0ef3aef15
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2483184021 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 242.prim_prince_test.2483184021
Directory /workspace/242.prim_prince_test/latest

Test location /workspace/coverage/default/243.prim_prince_test.60713630
Short name T7
Test name
Test status
Simulation time 2667349522 ps
CPU time 45.81 seconds
Started Jan 24 11:21:20 PM PST 24
Finished Jan 24 11:22:25 PM PST 24
Peak memory 146588 kb
Host smart-58c5dc91-5abf-495e-9944-7764e12a7c45
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=60713630 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 243.prim_prince_test.60713630
Directory /workspace/243.prim_prince_test/latest

Test location /workspace/coverage/default/244.prim_prince_test.3165895015
Short name T228
Test name
Test status
Simulation time 1083027221 ps
CPU time 18.54 seconds
Started Jan 24 11:21:21 PM PST 24
Finished Jan 24 11:21:50 PM PST 24
Peak memory 146512 kb
Host smart-8d6d072a-aec4-459a-a0bd-4210b2e2203a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3165895015 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 244.prim_prince_test.3165895015
Directory /workspace/244.prim_prince_test/latest

Test location /workspace/coverage/default/245.prim_prince_test.2858884167
Short name T96
Test name
Test status
Simulation time 1219231026 ps
CPU time 21.03 seconds
Started Jan 24 11:21:18 PM PST 24
Finished Jan 24 11:21:45 PM PST 24
Peak memory 146544 kb
Host smart-751eccae-b87a-47b2-9af4-2820e4b54afc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2858884167 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 245.prim_prince_test.2858884167
Directory /workspace/245.prim_prince_test/latest

Test location /workspace/coverage/default/246.prim_prince_test.1746578418
Short name T146
Test name
Test status
Simulation time 1630262634 ps
CPU time 28.37 seconds
Started Jan 24 11:21:18 PM PST 24
Finished Jan 24 11:21:54 PM PST 24
Peak memory 146544 kb
Host smart-cbe4bafb-399f-4558-b4a5-eec607288de5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1746578418 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 246.prim_prince_test.1746578418
Directory /workspace/246.prim_prince_test/latest

Test location /workspace/coverage/default/247.prim_prince_test.845198124
Short name T121
Test name
Test status
Simulation time 2614728012 ps
CPU time 43.72 seconds
Started Jan 24 11:21:22 PM PST 24
Finished Jan 24 11:22:21 PM PST 24
Peak memory 146576 kb
Host smart-43864adf-ff1d-46a3-89d9-40282c07804e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=845198124 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 247.prim_prince_test.845198124
Directory /workspace/247.prim_prince_test/latest

Test location /workspace/coverage/default/248.prim_prince_test.2544330837
Short name T431
Test name
Test status
Simulation time 1788531672 ps
CPU time 30.25 seconds
Started Jan 24 11:21:21 PM PST 24
Finished Jan 24 11:22:04 PM PST 24
Peak memory 146512 kb
Host smart-81d289bc-0c1d-487d-ac5d-f4b2eb75a5fd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2544330837 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 248.prim_prince_test.2544330837
Directory /workspace/248.prim_prince_test/latest

Test location /workspace/coverage/default/249.prim_prince_test.948989928
Short name T120
Test name
Test status
Simulation time 2396265104 ps
CPU time 41.47 seconds
Started Jan 24 11:21:20 PM PST 24
Finished Jan 24 11:22:19 PM PST 24
Peak memory 146624 kb
Host smart-863ce6bd-4a31-460d-bfb3-1f452925ae88
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=948989928 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 249.prim_prince_test.948989928
Directory /workspace/249.prim_prince_test/latest

Test location /workspace/coverage/default/25.prim_prince_test.2120347019
Short name T353
Test name
Test status
Simulation time 818384376 ps
CPU time 13.89 seconds
Started Jan 24 11:16:53 PM PST 24
Finished Jan 24 11:17:12 PM PST 24
Peak memory 146488 kb
Host smart-d1f83ddf-a049-4b91-a42f-abeaa3850fd0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2120347019 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 25.prim_prince_test.2120347019
Directory /workspace/25.prim_prince_test/latest

Test location /workspace/coverage/default/250.prim_prince_test.904297595
Short name T19
Test name
Test status
Simulation time 1500620378 ps
CPU time 25.81 seconds
Started Jan 24 11:21:20 PM PST 24
Finished Jan 24 11:22:00 PM PST 24
Peak memory 146560 kb
Host smart-867fed2b-d1a7-4c55-8683-7f47587276c2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=904297595 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 250.prim_prince_test.904297595
Directory /workspace/250.prim_prince_test/latest

Test location /workspace/coverage/default/251.prim_prince_test.864725792
Short name T391
Test name
Test status
Simulation time 2782752013 ps
CPU time 47.83 seconds
Started Jan 24 11:21:20 PM PST 24
Finished Jan 24 11:22:27 PM PST 24
Peak memory 146624 kb
Host smart-e6309e80-fffe-47c6-85f5-afb443c65265
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=864725792 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 251.prim_prince_test.864725792
Directory /workspace/251.prim_prince_test/latest

Test location /workspace/coverage/default/252.prim_prince_test.677924948
Short name T136
Test name
Test status
Simulation time 978485492 ps
CPU time 16.49 seconds
Started Jan 24 11:21:23 PM PST 24
Finished Jan 24 11:21:48 PM PST 24
Peak memory 146488 kb
Host smart-9ce1bc82-0461-4489-9f4e-567b1303ec6c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=677924948 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 252.prim_prince_test.677924948
Directory /workspace/252.prim_prince_test/latest

Test location /workspace/coverage/default/253.prim_prince_test.1566450843
Short name T244
Test name
Test status
Simulation time 3493295366 ps
CPU time 59.14 seconds
Started Jan 24 11:21:23 PM PST 24
Finished Jan 24 11:22:41 PM PST 24
Peak memory 146320 kb
Host smart-88a0bfde-06ae-41e4-b1f9-966723e9c20f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1566450843 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 253.prim_prince_test.1566450843
Directory /workspace/253.prim_prince_test/latest

Test location /workspace/coverage/default/254.prim_prince_test.23672046
Short name T123
Test name
Test status
Simulation time 3300384197 ps
CPU time 55.35 seconds
Started Jan 24 11:21:24 PM PST 24
Finished Jan 24 11:22:36 PM PST 24
Peak memory 146544 kb
Host smart-30d75b26-86f3-4dbb-a7e5-b3b1814f8ca1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=23672046 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 254.prim_prince_test.23672046
Directory /workspace/254.prim_prince_test/latest

Test location /workspace/coverage/default/255.prim_prince_test.3105882830
Short name T176
Test name
Test status
Simulation time 2938345195 ps
CPU time 50.71 seconds
Started Jan 24 11:21:18 PM PST 24
Finished Jan 24 11:22:22 PM PST 24
Peak memory 146608 kb
Host smart-720951c4-5256-4c89-b42f-0eab6a44fc6f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3105882830 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 255.prim_prince_test.3105882830
Directory /workspace/255.prim_prince_test/latest

Test location /workspace/coverage/default/256.prim_prince_test.4219166152
Short name T88
Test name
Test status
Simulation time 1818820593 ps
CPU time 30.4 seconds
Started Jan 24 11:21:21 PM PST 24
Finished Jan 24 11:22:04 PM PST 24
Peak memory 146528 kb
Host smart-4ffe9a91-9250-4727-9bdc-be36b370a4e8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4219166152 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 256.prim_prince_test.4219166152
Directory /workspace/256.prim_prince_test/latest

Test location /workspace/coverage/default/257.prim_prince_test.1956394044
Short name T84
Test name
Test status
Simulation time 2014746417 ps
CPU time 35.15 seconds
Started Jan 24 11:21:17 PM PST 24
Finished Jan 24 11:22:03 PM PST 24
Peak memory 146556 kb
Host smart-8ae334f6-7434-4e22-bd11-09262f437eab
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1956394044 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 257.prim_prince_test.1956394044
Directory /workspace/257.prim_prince_test/latest

Test location /workspace/coverage/default/258.prim_prince_test.1740507391
Short name T418
Test name
Test status
Simulation time 3201694160 ps
CPU time 51.57 seconds
Started Jan 24 11:21:21 PM PST 24
Finished Jan 24 11:22:29 PM PST 24
Peak memory 146592 kb
Host smart-b2e40a69-0ff1-4cec-8b56-37ed695501d8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1740507391 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 258.prim_prince_test.1740507391
Directory /workspace/258.prim_prince_test/latest

Test location /workspace/coverage/default/259.prim_prince_test.2819648072
Short name T380
Test name
Test status
Simulation time 1581055051 ps
CPU time 26.62 seconds
Started Jan 24 11:21:21 PM PST 24
Finished Jan 24 11:22:00 PM PST 24
Peak memory 146528 kb
Host smart-fe8b8d41-c739-43d4-826b-e22891d1e224
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2819648072 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 259.prim_prince_test.2819648072
Directory /workspace/259.prim_prince_test/latest

Test location /workspace/coverage/default/26.prim_prince_test.60901437
Short name T229
Test name
Test status
Simulation time 3187093483 ps
CPU time 54.64 seconds
Started Jan 24 11:16:47 PM PST 24
Finished Jan 24 11:17:57 PM PST 24
Peak memory 146612 kb
Host smart-4e2e9dc2-0d8f-44a1-b9c8-4b1ca8933324
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=60901437 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 26.prim_prince_test.60901437
Directory /workspace/26.prim_prince_test/latest

Test location /workspace/coverage/default/260.prim_prince_test.3844323208
Short name T18
Test name
Test status
Simulation time 3479569345 ps
CPU time 58.29 seconds
Started Jan 24 11:21:23 PM PST 24
Finished Jan 24 11:22:39 PM PST 24
Peak memory 146356 kb
Host smart-a2963d13-792b-44b6-921a-327493f2e851
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3844323208 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 260.prim_prince_test.3844323208
Directory /workspace/260.prim_prince_test/latest

Test location /workspace/coverage/default/261.prim_prince_test.209533845
Short name T35
Test name
Test status
Simulation time 2916075183 ps
CPU time 48.55 seconds
Started Jan 24 11:21:24 PM PST 24
Finished Jan 24 11:22:27 PM PST 24
Peak memory 146552 kb
Host smart-19908c80-699c-47f3-aa9d-9cc32d9b6b3e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=209533845 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 261.prim_prince_test.209533845
Directory /workspace/261.prim_prince_test/latest

Test location /workspace/coverage/default/262.prim_prince_test.3038966055
Short name T172
Test name
Test status
Simulation time 3543984319 ps
CPU time 57.03 seconds
Started Jan 24 11:21:22 PM PST 24
Finished Jan 24 11:22:36 PM PST 24
Peak memory 146592 kb
Host smart-0b8b12b5-27a3-4e55-a1c4-96ca210cdfab
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3038966055 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 262.prim_prince_test.3038966055
Directory /workspace/262.prim_prince_test/latest

Test location /workspace/coverage/default/263.prim_prince_test.520269953
Short name T52
Test name
Test status
Simulation time 3363862202 ps
CPU time 58.22 seconds
Started Jan 24 11:21:37 PM PST 24
Finished Jan 24 11:22:51 PM PST 24
Peak memory 146624 kb
Host smart-4e9002f8-6331-4dc1-bdc1-bac40246c34c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=520269953 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 263.prim_prince_test.520269953
Directory /workspace/263.prim_prince_test/latest

Test location /workspace/coverage/default/264.prim_prince_test.836837243
Short name T61
Test name
Test status
Simulation time 1849523465 ps
CPU time 30.15 seconds
Started Jan 24 11:21:42 PM PST 24
Finished Jan 24 11:22:19 PM PST 24
Peak memory 146528 kb
Host smart-96a600d2-e433-4cdc-956b-59d3fbeff3f9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=836837243 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 264.prim_prince_test.836837243
Directory /workspace/264.prim_prince_test/latest

Test location /workspace/coverage/default/265.prim_prince_test.3672429691
Short name T469
Test name
Test status
Simulation time 890772315 ps
CPU time 15.55 seconds
Started Jan 24 11:21:34 PM PST 24
Finished Jan 24 11:21:55 PM PST 24
Peak memory 146528 kb
Host smart-da497be8-72a7-483f-8c30-bb79c317d158
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3672429691 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 265.prim_prince_test.3672429691
Directory /workspace/265.prim_prince_test/latest

Test location /workspace/coverage/default/266.prim_prince_test.1731901493
Short name T42
Test name
Test status
Simulation time 1872326165 ps
CPU time 32.95 seconds
Started Jan 24 11:21:36 PM PST 24
Finished Jan 24 11:22:18 PM PST 24
Peak memory 146544 kb
Host smart-83918974-f977-4e79-ad67-9635c8c0f629
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1731901493 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 266.prim_prince_test.1731901493
Directory /workspace/266.prim_prince_test/latest

Test location /workspace/coverage/default/267.prim_prince_test.2729789726
Short name T192
Test name
Test status
Simulation time 3303260452 ps
CPU time 56.33 seconds
Started Jan 24 11:21:34 PM PST 24
Finished Jan 24 11:22:45 PM PST 24
Peak memory 146608 kb
Host smart-dd284ff0-198c-4704-ba3e-cb6bb6c1defb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2729789726 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 267.prim_prince_test.2729789726
Directory /workspace/267.prim_prince_test/latest

Test location /workspace/coverage/default/268.prim_prince_test.1701646555
Short name T83
Test name
Test status
Simulation time 1289457597 ps
CPU time 22.53 seconds
Started Jan 24 11:21:43 PM PST 24
Finished Jan 24 11:22:12 PM PST 24
Peak memory 146540 kb
Host smart-95197ce5-f6e2-48d1-98e6-5982dfdf1a3f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1701646555 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 268.prim_prince_test.1701646555
Directory /workspace/268.prim_prince_test/latest

Test location /workspace/coverage/default/269.prim_prince_test.1791323790
Short name T449
Test name
Test status
Simulation time 1548900791 ps
CPU time 26.98 seconds
Started Jan 24 11:21:38 PM PST 24
Finished Jan 24 11:22:12 PM PST 24
Peak memory 146524 kb
Host smart-63509a5b-ead6-4f10-8bd7-2882b49268ac
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1791323790 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 269.prim_prince_test.1791323790
Directory /workspace/269.prim_prince_test/latest

Test location /workspace/coverage/default/27.prim_prince_test.3519668949
Short name T313
Test name
Test status
Simulation time 2776997051 ps
CPU time 45.97 seconds
Started Jan 24 11:16:46 PM PST 24
Finished Jan 24 11:17:45 PM PST 24
Peak memory 146620 kb
Host smart-94bf11d1-fecf-4254-be81-10e281399e6c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3519668949 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 27.prim_prince_test.3519668949
Directory /workspace/27.prim_prince_test/latest

Test location /workspace/coverage/default/270.prim_prince_test.2391079639
Short name T448
Test name
Test status
Simulation time 3135834175 ps
CPU time 51.97 seconds
Started Jan 24 11:21:40 PM PST 24
Finished Jan 24 11:22:44 PM PST 24
Peak memory 146552 kb
Host smart-80dc0194-8258-40b6-b98f-d4cef2fdd351
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2391079639 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 270.prim_prince_test.2391079639
Directory /workspace/270.prim_prince_test/latest

Test location /workspace/coverage/default/271.prim_prince_test.3281662191
Short name T73
Test name
Test status
Simulation time 1337259703 ps
CPU time 22.67 seconds
Started Jan 24 11:21:40 PM PST 24
Finished Jan 24 11:22:08 PM PST 24
Peak memory 146488 kb
Host smart-ebc3328c-276f-4983-a75f-9b9399ecab94
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3281662191 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 271.prim_prince_test.3281662191
Directory /workspace/271.prim_prince_test/latest

Test location /workspace/coverage/default/272.prim_prince_test.1022545394
Short name T416
Test name
Test status
Simulation time 2187456235 ps
CPU time 35.63 seconds
Started Jan 24 11:21:36 PM PST 24
Finished Jan 24 11:22:21 PM PST 24
Peak memory 146564 kb
Host smart-faa1d4ff-c120-4c93-aab0-9cabebb0fd24
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1022545394 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 272.prim_prince_test.1022545394
Directory /workspace/272.prim_prince_test/latest

Test location /workspace/coverage/default/273.prim_prince_test.837180374
Short name T122
Test name
Test status
Simulation time 1009343149 ps
CPU time 17.83 seconds
Started Jan 24 11:21:35 PM PST 24
Finished Jan 24 11:21:59 PM PST 24
Peak memory 146544 kb
Host smart-a0ce9160-e40c-463c-9223-83ec6295df95
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=837180374 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 273.prim_prince_test.837180374
Directory /workspace/273.prim_prince_test/latest

Test location /workspace/coverage/default/274.prim_prince_test.1201330893
Short name T217
Test name
Test status
Simulation time 1138224682 ps
CPU time 19.05 seconds
Started Jan 24 11:21:42 PM PST 24
Finished Jan 24 11:22:06 PM PST 24
Peak memory 146528 kb
Host smart-7217aae5-f226-49f6-9335-0fbbf83e5144
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1201330893 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 274.prim_prince_test.1201330893
Directory /workspace/274.prim_prince_test/latest

Test location /workspace/coverage/default/275.prim_prince_test.496801413
Short name T103
Test name
Test status
Simulation time 1101401097 ps
CPU time 18.95 seconds
Started Jan 24 11:21:34 PM PST 24
Finished Jan 24 11:21:59 PM PST 24
Peak memory 146556 kb
Host smart-b206e821-5bfd-46ae-9fb9-b2241d3f6944
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=496801413 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 275.prim_prince_test.496801413
Directory /workspace/275.prim_prince_test/latest

Test location /workspace/coverage/default/276.prim_prince_test.3145763434
Short name T488
Test name
Test status
Simulation time 2698013311 ps
CPU time 45.61 seconds
Started Jan 24 11:21:41 PM PST 24
Finished Jan 24 11:22:38 PM PST 24
Peak memory 146604 kb
Host smart-8a372c5c-1f16-47ee-87c6-593247294d5e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3145763434 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 276.prim_prince_test.3145763434
Directory /workspace/276.prim_prince_test/latest

Test location /workspace/coverage/default/277.prim_prince_test.1505835427
Short name T33
Test name
Test status
Simulation time 2015393098 ps
CPU time 32.7 seconds
Started Jan 24 11:21:35 PM PST 24
Finished Jan 24 11:22:17 PM PST 24
Peak memory 146480 kb
Host smart-4157d526-ff2f-49ba-9c0c-3f7bd87d11fb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1505835427 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 277.prim_prince_test.1505835427
Directory /workspace/277.prim_prince_test/latest

Test location /workspace/coverage/default/278.prim_prince_test.3837809821
Short name T186
Test name
Test status
Simulation time 1106664994 ps
CPU time 18.11 seconds
Started Jan 24 11:21:36 PM PST 24
Finished Jan 24 11:22:00 PM PST 24
Peak memory 146500 kb
Host smart-3323810e-18a1-466f-bb57-4e21e6ddcbd9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3837809821 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 278.prim_prince_test.3837809821
Directory /workspace/278.prim_prince_test/latest

Test location /workspace/coverage/default/279.prim_prince_test.1347577706
Short name T292
Test name
Test status
Simulation time 760073332 ps
CPU time 12.9 seconds
Started Jan 24 11:21:33 PM PST 24
Finished Jan 24 11:21:51 PM PST 24
Peak memory 146528 kb
Host smart-155ac517-610c-4c55-b154-4eba2ff7f186
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1347577706 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 279.prim_prince_test.1347577706
Directory /workspace/279.prim_prince_test/latest

Test location /workspace/coverage/default/28.prim_prince_test.2102942176
Short name T206
Test name
Test status
Simulation time 3162870033 ps
CPU time 55.53 seconds
Started Jan 24 11:16:45 PM PST 24
Finished Jan 24 11:17:59 PM PST 24
Peak memory 146604 kb
Host smart-18723542-55f1-4a4e-9eca-daf08943a99c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2102942176 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 28.prim_prince_test.2102942176
Directory /workspace/28.prim_prince_test/latest

Test location /workspace/coverage/default/280.prim_prince_test.161069073
Short name T470
Test name
Test status
Simulation time 3306332439 ps
CPU time 56.39 seconds
Started Jan 24 11:21:39 PM PST 24
Finished Jan 24 11:22:49 PM PST 24
Peak memory 146588 kb
Host smart-86401bd3-a3db-4074-a0d6-9a0f8336c30c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=161069073 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 280.prim_prince_test.161069073
Directory /workspace/280.prim_prince_test/latest

Test location /workspace/coverage/default/281.prim_prince_test.4253657170
Short name T10
Test name
Test status
Simulation time 2720031900 ps
CPU time 44.85 seconds
Started Jan 24 11:21:54 PM PST 24
Finished Jan 24 11:22:53 PM PST 24
Peak memory 146508 kb
Host smart-f82e7d95-bb03-49f3-bf68-ae8267772693
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4253657170 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 281.prim_prince_test.4253657170
Directory /workspace/281.prim_prince_test/latest

Test location /workspace/coverage/default/282.prim_prince_test.1273494639
Short name T310
Test name
Test status
Simulation time 2191250280 ps
CPU time 37.46 seconds
Started Jan 24 11:21:57 PM PST 24
Finished Jan 24 11:22:45 PM PST 24
Peak memory 146620 kb
Host smart-492fbff0-dc2f-4dba-9e31-99a390c249d8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1273494639 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 282.prim_prince_test.1273494639
Directory /workspace/282.prim_prince_test/latest

Test location /workspace/coverage/default/283.prim_prince_test.417551817
Short name T6
Test name
Test status
Simulation time 1407892164 ps
CPU time 23.79 seconds
Started Jan 24 11:21:56 PM PST 24
Finished Jan 24 11:22:28 PM PST 24
Peak memory 146556 kb
Host smart-434d8d55-ef0e-4584-b8ad-07d2562ec9c4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=417551817 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 283.prim_prince_test.417551817
Directory /workspace/283.prim_prince_test/latest

Test location /workspace/coverage/default/284.prim_prince_test.3779811534
Short name T277
Test name
Test status
Simulation time 870918604 ps
CPU time 14.64 seconds
Started Jan 25 04:55:42 AM PST 24
Finished Jan 25 04:56:03 AM PST 24
Peak memory 146508 kb
Host smart-c0e141df-c70e-4c86-8a51-b274d079959d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3779811534 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 284.prim_prince_test.3779811534
Directory /workspace/284.prim_prince_test/latest

Test location /workspace/coverage/default/285.prim_prince_test.779528919
Short name T215
Test name
Test status
Simulation time 2367057119 ps
CPU time 40.32 seconds
Started Jan 24 11:21:57 PM PST 24
Finished Jan 24 11:22:48 PM PST 24
Peak memory 146620 kb
Host smart-ac633570-c708-4ceb-8486-7077e6b6b4b0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=779528919 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 285.prim_prince_test.779528919
Directory /workspace/285.prim_prince_test/latest

Test location /workspace/coverage/default/286.prim_prince_test.3579831278
Short name T425
Test name
Test status
Simulation time 1865552042 ps
CPU time 30.31 seconds
Started Jan 24 11:21:54 PM PST 24
Finished Jan 24 11:22:35 PM PST 24
Peak memory 146260 kb
Host smart-b2f0177e-6cce-4666-afa9-4c81a11ea7ff
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3579831278 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 286.prim_prince_test.3579831278
Directory /workspace/286.prim_prince_test/latest

Test location /workspace/coverage/default/287.prim_prince_test.1531670336
Short name T248
Test name
Test status
Simulation time 3009544139 ps
CPU time 49.3 seconds
Started Jan 24 11:36:07 PM PST 24
Finished Jan 24 11:37:13 PM PST 24
Peak memory 146592 kb
Host smart-810e02c1-31f8-4db8-910c-e00509493ad8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1531670336 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 287.prim_prince_test.1531670336
Directory /workspace/287.prim_prince_test/latest

Test location /workspace/coverage/default/288.prim_prince_test.721864349
Short name T493
Test name
Test status
Simulation time 2617372552 ps
CPU time 44.21 seconds
Started Jan 25 01:22:40 AM PST 24
Finished Jan 25 01:23:35 AM PST 24
Peak memory 146568 kb
Host smart-bd69e5df-7731-47c0-b2f3-a8b927c0f315
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=721864349 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 288.prim_prince_test.721864349
Directory /workspace/288.prim_prince_test/latest

Test location /workspace/coverage/default/289.prim_prince_test.3356406634
Short name T58
Test name
Test status
Simulation time 2177966379 ps
CPU time 37.07 seconds
Started Jan 24 11:21:55 PM PST 24
Finished Jan 24 11:22:44 PM PST 24
Peak memory 146592 kb
Host smart-9eaaaaf0-c6de-45d0-bac5-7e251769df3f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3356406634 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 289.prim_prince_test.3356406634
Directory /workspace/289.prim_prince_test/latest

Test location /workspace/coverage/default/29.prim_prince_test.1126023436
Short name T343
Test name
Test status
Simulation time 769326591 ps
CPU time 13.64 seconds
Started Jan 24 11:16:58 PM PST 24
Finished Jan 24 11:17:18 PM PST 24
Peak memory 146524 kb
Host smart-50d956d7-d018-4b61-81bf-ea69cb337b82
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1126023436 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 29.prim_prince_test.1126023436
Directory /workspace/29.prim_prince_test/latest

Test location /workspace/coverage/default/290.prim_prince_test.3325721804
Short name T396
Test name
Test status
Simulation time 2488342068 ps
CPU time 41.21 seconds
Started Jan 24 11:21:53 PM PST 24
Finished Jan 24 11:22:49 PM PST 24
Peak memory 146544 kb
Host smart-99e57774-6bf2-4480-993f-ee74172c1c6d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3325721804 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 290.prim_prince_test.3325721804
Directory /workspace/290.prim_prince_test/latest

Test location /workspace/coverage/default/291.prim_prince_test.410252736
Short name T257
Test name
Test status
Simulation time 2165938556 ps
CPU time 35.68 seconds
Started Jan 24 11:21:51 PM PST 24
Finished Jan 24 11:22:40 PM PST 24
Peak memory 146620 kb
Host smart-2d49646b-013b-4b64-a667-c10ab9e09b09
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=410252736 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 291.prim_prince_test.410252736
Directory /workspace/291.prim_prince_test/latest

Test location /workspace/coverage/default/292.prim_prince_test.2384279348
Short name T102
Test name
Test status
Simulation time 2676356265 ps
CPU time 46.96 seconds
Started Jan 24 11:21:48 PM PST 24
Finished Jan 24 11:22:48 PM PST 24
Peak memory 146596 kb
Host smart-73b7d6b3-4f41-482b-8265-b63530343988
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2384279348 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 292.prim_prince_test.2384279348
Directory /workspace/292.prim_prince_test/latest

Test location /workspace/coverage/default/293.prim_prince_test.3782046930
Short name T92
Test name
Test status
Simulation time 1240231530 ps
CPU time 20.35 seconds
Started Jan 24 11:31:14 PM PST 24
Finished Jan 24 11:31:40 PM PST 24
Peak memory 146532 kb
Host smart-57e11db8-1d5d-436c-86ea-54ca8c3f7e47
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3782046930 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 293.prim_prince_test.3782046930
Directory /workspace/293.prim_prince_test/latest

Test location /workspace/coverage/default/294.prim_prince_test.327575123
Short name T37
Test name
Test status
Simulation time 2071830535 ps
CPU time 31.84 seconds
Started Jan 25 05:04:08 AM PST 24
Finished Jan 25 05:04:48 AM PST 24
Peak memory 146572 kb
Host smart-1e7ac89d-eb13-47cf-a429-d3cafa3318c3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=327575123 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 294.prim_prince_test.327575123
Directory /workspace/294.prim_prince_test/latest

Test location /workspace/coverage/default/295.prim_prince_test.305727927
Short name T159
Test name
Test status
Simulation time 995025851 ps
CPU time 17.2 seconds
Started Jan 25 12:27:20 AM PST 24
Finished Jan 25 12:27:43 AM PST 24
Peak memory 146552 kb
Host smart-6af73e28-54fb-42d6-84cb-f83362d8b9cc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=305727927 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 295.prim_prince_test.305727927
Directory /workspace/295.prim_prince_test/latest

Test location /workspace/coverage/default/296.prim_prince_test.3544130795
Short name T500
Test name
Test status
Simulation time 1306590314 ps
CPU time 21.84 seconds
Started Jan 24 11:21:54 PM PST 24
Finished Jan 24 11:22:25 PM PST 24
Peak memory 146264 kb
Host smart-71d441f4-f21d-46c2-983b-748d61af0408
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3544130795 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 296.prim_prince_test.3544130795
Directory /workspace/296.prim_prince_test/latest

Test location /workspace/coverage/default/297.prim_prince_test.37443188
Short name T477
Test name
Test status
Simulation time 3469378756 ps
CPU time 55.97 seconds
Started Jan 24 11:21:50 PM PST 24
Finished Jan 24 11:22:59 PM PST 24
Peak memory 146568 kb
Host smart-b0c231fd-e6ec-41aa-9ffa-c124b5b8223b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=37443188 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 297.prim_prince_test.37443188
Directory /workspace/297.prim_prince_test/latest

Test location /workspace/coverage/default/298.prim_prince_test.1554928217
Short name T346
Test name
Test status
Simulation time 2117153396 ps
CPU time 36.03 seconds
Started Jan 24 11:21:51 PM PST 24
Finished Jan 24 11:22:37 PM PST 24
Peak memory 146528 kb
Host smart-6679e424-5b4a-4a4b-b739-f1988a775aaa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1554928217 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 298.prim_prince_test.1554928217
Directory /workspace/298.prim_prince_test/latest

Test location /workspace/coverage/default/299.prim_prince_test.1658168777
Short name T373
Test name
Test status
Simulation time 1025695516 ps
CPU time 19.86 seconds
Started Jan 25 12:17:24 AM PST 24
Finished Jan 25 12:17:50 AM PST 24
Peak memory 146564 kb
Host smart-4b0c8698-4bdb-45b3-8a6a-67ed2c3ad2f6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1658168777 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 299.prim_prince_test.1658168777
Directory /workspace/299.prim_prince_test/latest

Test location /workspace/coverage/default/3.prim_prince_test.1552351841
Short name T384
Test name
Test status
Simulation time 2705409967 ps
CPU time 45.89 seconds
Started Jan 24 11:16:22 PM PST 24
Finished Jan 24 11:17:20 PM PST 24
Peak memory 146608 kb
Host smart-ec9886e3-447c-43db-ada4-5d9e02683914
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1552351841 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 3.prim_prince_test.1552351841
Directory /workspace/3.prim_prince_test/latest

Test location /workspace/coverage/default/30.prim_prince_test.2357277628
Short name T175
Test name
Test status
Simulation time 3601547866 ps
CPU time 59.63 seconds
Started Jan 24 11:17:01 PM PST 24
Finished Jan 24 11:18:17 PM PST 24
Peak memory 146620 kb
Host smart-a3997fbe-8aa1-4fbf-a94a-d1e62392e138
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2357277628 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 30.prim_prince_test.2357277628
Directory /workspace/30.prim_prince_test/latest

Test location /workspace/coverage/default/300.prim_prince_test.1101287843
Short name T34
Test name
Test status
Simulation time 1680561688 ps
CPU time 27.8 seconds
Started Jan 24 11:43:08 PM PST 24
Finished Jan 24 11:43:42 PM PST 24
Peak memory 146500 kb
Host smart-1e80dacc-a48a-4dad-a81c-355f6f3b0f90
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1101287843 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 300.prim_prince_test.1101287843
Directory /workspace/300.prim_prince_test/latest

Test location /workspace/coverage/default/301.prim_prince_test.2658040292
Short name T409
Test name
Test status
Simulation time 1119749400 ps
CPU time 19.5 seconds
Started Jan 25 12:01:56 AM PST 24
Finished Jan 25 12:02:21 AM PST 24
Peak memory 146500 kb
Host smart-b9037afe-e91f-4c10-9cff-ffceccda4ad1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2658040292 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 301.prim_prince_test.2658040292
Directory /workspace/301.prim_prince_test/latest

Test location /workspace/coverage/default/302.prim_prince_test.1242219905
Short name T226
Test name
Test status
Simulation time 2817125923 ps
CPU time 49.7 seconds
Started Jan 25 03:11:27 AM PST 24
Finished Jan 25 03:12:30 AM PST 24
Peak memory 146616 kb
Host smart-45f3e41b-3c87-41a9-b72a-991ce1bd25c2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1242219905 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 302.prim_prince_test.1242219905
Directory /workspace/302.prim_prince_test/latest

Test location /workspace/coverage/default/303.prim_prince_test.1385133117
Short name T401
Test name
Test status
Simulation time 2524090943 ps
CPU time 45.7 seconds
Started Jan 25 12:43:03 AM PST 24
Finished Jan 25 12:44:00 AM PST 24
Peak memory 146620 kb
Host smart-58b94a44-ec9b-4e60-b537-61fa4699316f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1385133117 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 303.prim_prince_test.1385133117
Directory /workspace/303.prim_prince_test/latest

Test location /workspace/coverage/default/304.prim_prince_test.2463089646
Short name T132
Test name
Test status
Simulation time 1045053637 ps
CPU time 20.58 seconds
Started Jan 25 12:09:14 AM PST 24
Finished Jan 25 12:09:40 AM PST 24
Peak memory 146564 kb
Host smart-fec67d2e-1bc0-482d-8e2b-e183ef6b4448
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2463089646 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 304.prim_prince_test.2463089646
Directory /workspace/304.prim_prince_test/latest

Test location /workspace/coverage/default/305.prim_prince_test.640174038
Short name T317
Test name
Test status
Simulation time 2392839065 ps
CPU time 41.9 seconds
Started Jan 25 12:05:10 AM PST 24
Finished Jan 25 12:06:02 AM PST 24
Peak memory 146564 kb
Host smart-430ddff9-2c4b-4d15-8c2b-bf2be6862dd6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=640174038 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 305.prim_prince_test.640174038
Directory /workspace/305.prim_prince_test/latest

Test location /workspace/coverage/default/306.prim_prince_test.48056328
Short name T344
Test name
Test status
Simulation time 3690715996 ps
CPU time 65.9 seconds
Started Jan 25 12:50:31 AM PST 24
Finished Jan 25 12:51:54 AM PST 24
Peak memory 146596 kb
Host smart-72db5d18-cc87-47e1-adea-65e886870062
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=48056328 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 306.prim_prince_test.48056328
Directory /workspace/306.prim_prince_test/latest

Test location /workspace/coverage/default/307.prim_prince_test.1515351847
Short name T461
Test name
Test status
Simulation time 940206832 ps
CPU time 15.85 seconds
Started Jan 24 11:21:52 PM PST 24
Finished Jan 24 11:22:18 PM PST 24
Peak memory 146556 kb
Host smart-73ab2b65-eae6-4a5a-be50-7ce2f3b0d40f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1515351847 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 307.prim_prince_test.1515351847
Directory /workspace/307.prim_prince_test/latest

Test location /workspace/coverage/default/308.prim_prince_test.1334509473
Short name T147
Test name
Test status
Simulation time 2883412860 ps
CPU time 49.29 seconds
Started Jan 24 11:22:05 PM PST 24
Finished Jan 24 11:23:10 PM PST 24
Peak memory 146608 kb
Host smart-8c0b0fa6-831a-4980-afeb-955871191684
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1334509473 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 308.prim_prince_test.1334509473
Directory /workspace/308.prim_prince_test/latest

Test location /workspace/coverage/default/309.prim_prince_test.1464669390
Short name T463
Test name
Test status
Simulation time 963203312 ps
CPU time 15.17 seconds
Started Jan 24 11:22:08 PM PST 24
Finished Jan 24 11:22:30 PM PST 24
Peak memory 146528 kb
Host smart-b0afd0a4-fcb5-4589-80b2-b29494f23ccd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1464669390 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 309.prim_prince_test.1464669390
Directory /workspace/309.prim_prince_test/latest

Test location /workspace/coverage/default/31.prim_prince_test.2367608212
Short name T324
Test name
Test status
Simulation time 3727256548 ps
CPU time 62.99 seconds
Started Jan 24 11:17:02 PM PST 24
Finished Jan 24 11:18:23 PM PST 24
Peak memory 146624 kb
Host smart-bb005f58-0cef-4a37-a92a-5df1baba79fe
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2367608212 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 31.prim_prince_test.2367608212
Directory /workspace/31.prim_prince_test/latest

Test location /workspace/coverage/default/310.prim_prince_test.3433422548
Short name T208
Test name
Test status
Simulation time 1094707716 ps
CPU time 17.95 seconds
Started Jan 24 11:22:07 PM PST 24
Finished Jan 24 11:22:31 PM PST 24
Peak memory 146512 kb
Host smart-92929e86-83f1-4bc7-8e87-b27126872801
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3433422548 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 310.prim_prince_test.3433422548
Directory /workspace/310.prim_prince_test/latest

Test location /workspace/coverage/default/311.prim_prince_test.1247519358
Short name T282
Test name
Test status
Simulation time 2601505928 ps
CPU time 42.64 seconds
Started Jan 25 04:45:53 AM PST 24
Finished Jan 25 04:46:47 AM PST 24
Peak memory 146632 kb
Host smart-c9a0382b-d952-4ba2-9b2a-3a8622d2e2fe
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1247519358 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 311.prim_prince_test.1247519358
Directory /workspace/311.prim_prince_test/latest

Test location /workspace/coverage/default/312.prim_prince_test.3724046865
Short name T20
Test name
Test status
Simulation time 1617361390 ps
CPU time 26.26 seconds
Started Jan 24 11:22:08 PM PST 24
Finished Jan 24 11:22:43 PM PST 24
Peak memory 146512 kb
Host smart-a7f3d52b-5558-4a3b-a6a0-524221c93d98
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3724046865 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 312.prim_prince_test.3724046865
Directory /workspace/312.prim_prince_test/latest

Test location /workspace/coverage/default/313.prim_prince_test.616213966
Short name T161
Test name
Test status
Simulation time 3486598718 ps
CPU time 60.79 seconds
Started Jan 24 11:22:06 PM PST 24
Finished Jan 24 11:23:26 PM PST 24
Peak memory 146604 kb
Host smart-bbae6962-3d86-4aeb-a7b6-d0480e6f9692
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=616213966 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 313.prim_prince_test.616213966
Directory /workspace/313.prim_prince_test/latest

Test location /workspace/coverage/default/314.prim_prince_test.1296682743
Short name T222
Test name
Test status
Simulation time 1880569349 ps
CPU time 30.77 seconds
Started Jan 24 11:22:06 PM PST 24
Finished Jan 24 11:22:46 PM PST 24
Peak memory 146512 kb
Host smart-eeb274a0-a53e-4e8b-bfcc-7d872e4f305d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1296682743 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 314.prim_prince_test.1296682743
Directory /workspace/314.prim_prince_test/latest

Test location /workspace/coverage/default/315.prim_prince_test.30354889
Short name T89
Test name
Test status
Simulation time 3109701715 ps
CPU time 50.86 seconds
Started Jan 24 11:22:09 PM PST 24
Finished Jan 24 11:23:15 PM PST 24
Peak memory 146536 kb
Host smart-b397c323-2c31-4831-87a8-9b3cf52a20c0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=30354889 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 315.prim_prince_test.30354889
Directory /workspace/315.prim_prince_test/latest

Test location /workspace/coverage/default/316.prim_prince_test.1712448741
Short name T47
Test name
Test status
Simulation time 1484707286 ps
CPU time 25.29 seconds
Started Jan 24 11:22:06 PM PST 24
Finished Jan 24 11:22:41 PM PST 24
Peak memory 146560 kb
Host smart-11a3e1f2-9d49-4cca-8321-e3cccfe54972
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1712448741 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 316.prim_prince_test.1712448741
Directory /workspace/316.prim_prince_test/latest

Test location /workspace/coverage/default/317.prim_prince_test.680427160
Short name T293
Test name
Test status
Simulation time 2519600322 ps
CPU time 42.99 seconds
Started Jan 24 11:22:22 PM PST 24
Finished Jan 24 11:23:17 PM PST 24
Peak memory 146620 kb
Host smart-101bcfb7-307a-421a-abac-a228d3fa2558
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=680427160 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 317.prim_prince_test.680427160
Directory /workspace/317.prim_prince_test/latest

Test location /workspace/coverage/default/318.prim_prince_test.3192807106
Short name T439
Test name
Test status
Simulation time 1119296898 ps
CPU time 19.97 seconds
Started Jan 25 02:23:34 AM PST 24
Finished Jan 25 02:24:00 AM PST 24
Peak memory 146536 kb
Host smart-d7420ac7-8505-49a9-907f-f4a75df0cf5d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3192807106 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 318.prim_prince_test.3192807106
Directory /workspace/318.prim_prince_test/latest

Test location /workspace/coverage/default/319.prim_prince_test.934696370
Short name T423
Test name
Test status
Simulation time 3141747121 ps
CPU time 53.79 seconds
Started Jan 24 11:22:20 PM PST 24
Finished Jan 24 11:23:29 PM PST 24
Peak memory 146588 kb
Host smart-ddc5890e-5ace-4ca7-a4ff-56b81d86bb5d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=934696370 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 319.prim_prince_test.934696370
Directory /workspace/319.prim_prince_test/latest

Test location /workspace/coverage/default/32.prim_prince_test.495669617
Short name T499
Test name
Test status
Simulation time 874270491 ps
CPU time 15.69 seconds
Started Jan 24 11:17:00 PM PST 24
Finished Jan 24 11:17:23 PM PST 24
Peak memory 146536 kb
Host smart-fe068d1b-e0b8-42a7-89b8-771425272e66
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=495669617 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 32.prim_prince_test.495669617
Directory /workspace/32.prim_prince_test/latest

Test location /workspace/coverage/default/320.prim_prince_test.4135730332
Short name T148
Test name
Test status
Simulation time 2665289266 ps
CPU time 46.54 seconds
Started Jan 24 11:22:20 PM PST 24
Finished Jan 24 11:23:19 PM PST 24
Peak memory 146608 kb
Host smart-e2de4c5c-69e2-421e-babb-86559bb9537b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4135730332 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 320.prim_prince_test.4135730332
Directory /workspace/320.prim_prince_test/latest

Test location /workspace/coverage/default/321.prim_prince_test.4178692436
Short name T243
Test name
Test status
Simulation time 1670980261 ps
CPU time 28.17 seconds
Started Jan 24 11:22:21 PM PST 24
Finished Jan 24 11:22:57 PM PST 24
Peak memory 146528 kb
Host smart-6c376641-4a17-4436-83d9-9162a6199320
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4178692436 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 321.prim_prince_test.4178692436
Directory /workspace/321.prim_prince_test/latest

Test location /workspace/coverage/default/322.prim_prince_test.579947166
Short name T322
Test name
Test status
Simulation time 1208219178 ps
CPU time 21.36 seconds
Started Jan 24 11:22:20 PM PST 24
Finished Jan 24 11:22:48 PM PST 24
Peak memory 146524 kb
Host smart-3303d952-67ad-4915-be7b-c78b1b19a790
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=579947166 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 322.prim_prince_test.579947166
Directory /workspace/322.prim_prince_test/latest

Test location /workspace/coverage/default/323.prim_prince_test.690976860
Short name T447
Test name
Test status
Simulation time 867110648 ps
CPU time 15.55 seconds
Started Jan 24 11:22:24 PM PST 24
Finished Jan 24 11:22:44 PM PST 24
Peak memory 146556 kb
Host smart-69f47929-df29-489a-aa37-54de5bfc95eb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=690976860 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 323.prim_prince_test.690976860
Directory /workspace/323.prim_prince_test/latest

Test location /workspace/coverage/default/324.prim_prince_test.2480820277
Short name T283
Test name
Test status
Simulation time 1430005678 ps
CPU time 24 seconds
Started Jan 24 11:22:23 PM PST 24
Finished Jan 24 11:22:53 PM PST 24
Peak memory 146556 kb
Host smart-8b5a87e3-9b23-48be-8e99-ee8b71dba84b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2480820277 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 324.prim_prince_test.2480820277
Directory /workspace/324.prim_prince_test/latest

Test location /workspace/coverage/default/325.prim_prince_test.1201891903
Short name T32
Test name
Test status
Simulation time 3408438612 ps
CPU time 59.34 seconds
Started Jan 24 11:22:21 PM PST 24
Finished Jan 24 11:23:37 PM PST 24
Peak memory 146596 kb
Host smart-d6995339-a103-4991-abcd-3f3210e42003
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1201891903 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 325.prim_prince_test.1201891903
Directory /workspace/325.prim_prince_test/latest

Test location /workspace/coverage/default/326.prim_prince_test.3719068940
Short name T365
Test name
Test status
Simulation time 2250942160 ps
CPU time 38.19 seconds
Started Jan 24 11:22:22 PM PST 24
Finished Jan 24 11:23:11 PM PST 24
Peak memory 146620 kb
Host smart-546e581d-8463-4734-8c36-26c98fb285fb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3719068940 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 326.prim_prince_test.3719068940
Directory /workspace/326.prim_prince_test/latest

Test location /workspace/coverage/default/327.prim_prince_test.2658544862
Short name T301
Test name
Test status
Simulation time 3031828422 ps
CPU time 51.56 seconds
Started Jan 24 11:22:36 PM PST 24
Finished Jan 24 11:23:44 PM PST 24
Peak memory 146608 kb
Host smart-8c17ca47-4329-44e3-9e1e-bc831602096b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2658544862 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 327.prim_prince_test.2658544862
Directory /workspace/327.prim_prince_test/latest

Test location /workspace/coverage/default/328.prim_prince_test.1529073346
Short name T335
Test name
Test status
Simulation time 2667733045 ps
CPU time 46.15 seconds
Started Jan 24 11:22:37 PM PST 24
Finished Jan 24 11:23:37 PM PST 24
Peak memory 146596 kb
Host smart-fb47dd90-97b0-45af-a03c-1e496d49d560
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1529073346 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 328.prim_prince_test.1529073346
Directory /workspace/328.prim_prince_test/latest

Test location /workspace/coverage/default/329.prim_prince_test.3202647487
Short name T272
Test name
Test status
Simulation time 2065455933 ps
CPU time 34.42 seconds
Started Jan 24 11:22:35 PM PST 24
Finished Jan 24 11:23:21 PM PST 24
Peak memory 146488 kb
Host smart-878ce67b-7c40-4920-b429-0d1d6f3a708d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3202647487 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 329.prim_prince_test.3202647487
Directory /workspace/329.prim_prince_test/latest

Test location /workspace/coverage/default/33.prim_prince_test.650282828
Short name T104
Test name
Test status
Simulation time 1453202810 ps
CPU time 25.47 seconds
Started Jan 24 11:17:01 PM PST 24
Finished Jan 24 11:17:36 PM PST 24
Peak memory 146520 kb
Host smart-9adacd30-3715-455b-a1f0-43589ccdb381
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=650282828 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 33.prim_prince_test.650282828
Directory /workspace/33.prim_prince_test/latest

Test location /workspace/coverage/default/330.prim_prince_test.1279893082
Short name T4
Test name
Test status
Simulation time 3560217697 ps
CPU time 57.42 seconds
Started Jan 24 11:22:39 PM PST 24
Finished Jan 24 11:23:52 PM PST 24
Peak memory 146564 kb
Host smart-a1d60cc8-5546-4b1a-b7cd-6ff7e3ae715d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1279893082 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 330.prim_prince_test.1279893082
Directory /workspace/330.prim_prince_test/latest

Test location /workspace/coverage/default/331.prim_prince_test.3933203771
Short name T23
Test name
Test status
Simulation time 3199343025 ps
CPU time 55.17 seconds
Started Jan 24 11:22:34 PM PST 24
Finished Jan 24 11:23:48 PM PST 24
Peak memory 146592 kb
Host smart-cee5e171-53d0-4212-899c-c8e2c2daab2e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3933203771 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 331.prim_prince_test.3933203771
Directory /workspace/331.prim_prince_test/latest

Test location /workspace/coverage/default/332.prim_prince_test.2779387985
Short name T153
Test name
Test status
Simulation time 3696188025 ps
CPU time 64.89 seconds
Started Jan 25 12:57:14 AM PST 24
Finished Jan 25 12:58:34 AM PST 24
Peak memory 146616 kb
Host smart-10c676dc-4b1d-459d-a075-fa80c972bef4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2779387985 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 332.prim_prince_test.2779387985
Directory /workspace/332.prim_prince_test/latest

Test location /workspace/coverage/default/333.prim_prince_test.3307488782
Short name T481
Test name
Test status
Simulation time 2404532171 ps
CPU time 41.03 seconds
Started Jan 24 11:22:39 PM PST 24
Finished Jan 24 11:23:34 PM PST 24
Peak memory 146564 kb
Host smart-1301bd80-ac11-4910-be7f-3f27f3b1cfd5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3307488782 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 333.prim_prince_test.3307488782
Directory /workspace/333.prim_prince_test/latest

Test location /workspace/coverage/default/334.prim_prince_test.3997885251
Short name T174
Test name
Test status
Simulation time 924168822 ps
CPU time 17.52 seconds
Started Jan 25 01:27:06 AM PST 24
Finished Jan 25 01:27:27 AM PST 24
Peak memory 146504 kb
Host smart-28ec1e89-f006-4a0b-b5ff-11f2f84d28ed
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3997885251 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 334.prim_prince_test.3997885251
Directory /workspace/334.prim_prince_test/latest

Test location /workspace/coverage/default/335.prim_prince_test.3997628009
Short name T170
Test name
Test status
Simulation time 1597632070 ps
CPU time 26.95 seconds
Started Jan 24 11:22:36 PM PST 24
Finished Jan 24 11:23:13 PM PST 24
Peak memory 146532 kb
Host smart-f3d392f5-bb00-4e75-8d57-3fcd7e8dadda
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3997628009 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 335.prim_prince_test.3997628009
Directory /workspace/335.prim_prince_test/latest

Test location /workspace/coverage/default/336.prim_prince_test.684214675
Short name T26
Test name
Test status
Simulation time 2521874902 ps
CPU time 42.72 seconds
Started Jan 24 11:22:33 PM PST 24
Finished Jan 24 11:23:32 PM PST 24
Peak memory 146620 kb
Host smart-1cf734d3-5d2c-4733-9ed1-13bd52508a0c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=684214675 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 336.prim_prince_test.684214675
Directory /workspace/336.prim_prince_test/latest

Test location /workspace/coverage/default/337.prim_prince_test.4241171102
Short name T400
Test name
Test status
Simulation time 2983631154 ps
CPU time 51.82 seconds
Started Jan 24 11:22:35 PM PST 24
Finished Jan 24 11:23:44 PM PST 24
Peak memory 146588 kb
Host smart-31da5e86-a0bb-4ab3-88da-aede0531d8f1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4241171102 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 337.prim_prince_test.4241171102
Directory /workspace/337.prim_prince_test/latest

Test location /workspace/coverage/default/338.prim_prince_test.4063644147
Short name T219
Test name
Test status
Simulation time 1075949400 ps
CPU time 19.21 seconds
Started Jan 24 11:22:39 PM PST 24
Finished Jan 24 11:23:09 PM PST 24
Peak memory 146532 kb
Host smart-4fb4b08d-357c-460b-90f0-edac7a0d3ef5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4063644147 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 338.prim_prince_test.4063644147
Directory /workspace/338.prim_prince_test/latest

Test location /workspace/coverage/default/339.prim_prince_test.2038761847
Short name T266
Test name
Test status
Simulation time 2629067519 ps
CPU time 42.5 seconds
Started Jan 24 11:22:39 PM PST 24
Finished Jan 24 11:23:34 PM PST 24
Peak memory 146560 kb
Host smart-439c2cbf-c28b-40ff-b93c-7a6e3144028a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2038761847 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 339.prim_prince_test.2038761847
Directory /workspace/339.prim_prince_test/latest

Test location /workspace/coverage/default/34.prim_prince_test.1404088690
Short name T438
Test name
Test status
Simulation time 3168605461 ps
CPU time 55.4 seconds
Started Jan 24 11:16:59 PM PST 24
Finished Jan 24 11:18:13 PM PST 24
Peak memory 146592 kb
Host smart-b07b296c-cda0-4d22-b1e6-6b4ba36e2c2b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1404088690 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 34.prim_prince_test.1404088690
Directory /workspace/34.prim_prince_test/latest

Test location /workspace/coverage/default/340.prim_prince_test.3261812601
Short name T112
Test name
Test status
Simulation time 3285482049 ps
CPU time 56.87 seconds
Started Jan 24 11:22:35 PM PST 24
Finished Jan 24 11:23:50 PM PST 24
Peak memory 146608 kb
Host smart-461422d8-2e3e-411b-b144-d47aba3f9c7a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3261812601 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 340.prim_prince_test.3261812601
Directory /workspace/340.prim_prince_test/latest

Test location /workspace/coverage/default/341.prim_prince_test.652619289
Short name T475
Test name
Test status
Simulation time 2016521762 ps
CPU time 34.8 seconds
Started Jan 24 11:22:38 PM PST 24
Finished Jan 24 11:23:24 PM PST 24
Peak memory 146524 kb
Host smart-ad2d7582-2b9a-4538-9e9a-2c4b68d6930c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=652619289 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 341.prim_prince_test.652619289
Directory /workspace/341.prim_prince_test/latest

Test location /workspace/coverage/default/342.prim_prince_test.2713521965
Short name T43
Test name
Test status
Simulation time 1228962971 ps
CPU time 20.73 seconds
Started Jan 24 11:22:37 PM PST 24
Finished Jan 24 11:23:05 PM PST 24
Peak memory 146532 kb
Host smart-c11a8f34-b4ac-4ce1-bacc-a69c84c0f0bc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2713521965 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 342.prim_prince_test.2713521965
Directory /workspace/342.prim_prince_test/latest

Test location /workspace/coverage/default/343.prim_prince_test.2827995853
Short name T397
Test name
Test status
Simulation time 2968006954 ps
CPU time 50.64 seconds
Started Jan 24 11:22:38 PM PST 24
Finished Jan 24 11:23:43 PM PST 24
Peak memory 146588 kb
Host smart-e9ae39d5-ef7a-4c21-8941-f306e3e4f902
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2827995853 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 343.prim_prince_test.2827995853
Directory /workspace/343.prim_prince_test/latest

Test location /workspace/coverage/default/344.prim_prince_test.1145239687
Short name T429
Test name
Test status
Simulation time 2514982798 ps
CPU time 41.55 seconds
Started Jan 24 11:22:56 PM PST 24
Finished Jan 24 11:23:48 PM PST 24
Peak memory 146552 kb
Host smart-2e93ad4c-c3a7-4f6b-a3e0-32a3bd6379e4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1145239687 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 344.prim_prince_test.1145239687
Directory /workspace/344.prim_prince_test/latest

Test location /workspace/coverage/default/345.prim_prince_test.559479049
Short name T260
Test name
Test status
Simulation time 2753111738 ps
CPU time 47.42 seconds
Started Jan 24 11:23:00 PM PST 24
Finished Jan 24 11:23:59 PM PST 24
Peak memory 146596 kb
Host smart-d69ffbd6-5b1d-4f7f-a6e3-57b7ddf03128
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=559479049 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 345.prim_prince_test.559479049
Directory /workspace/345.prim_prince_test/latest

Test location /workspace/coverage/default/346.prim_prince_test.3819857953
Short name T398
Test name
Test status
Simulation time 1179520303 ps
CPU time 20.71 seconds
Started Jan 24 11:23:01 PM PST 24
Finished Jan 24 11:23:28 PM PST 24
Peak memory 146532 kb
Host smart-478d339a-1ab3-4caa-ab86-eefe95f82432
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3819857953 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 346.prim_prince_test.3819857953
Directory /workspace/346.prim_prince_test/latest

Test location /workspace/coverage/default/347.prim_prince_test.3976447725
Short name T485
Test name
Test status
Simulation time 1486774776 ps
CPU time 24.02 seconds
Started Jan 24 11:23:05 PM PST 24
Finished Jan 24 11:23:36 PM PST 24
Peak memory 146500 kb
Host smart-5481d050-cf61-4d30-b54e-5f22b3f70d99
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3976447725 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 347.prim_prince_test.3976447725
Directory /workspace/347.prim_prince_test/latest

Test location /workspace/coverage/default/348.prim_prince_test.3019367980
Short name T184
Test name
Test status
Simulation time 1502000469 ps
CPU time 25.2 seconds
Started Jan 24 11:22:57 PM PST 24
Finished Jan 24 11:23:29 PM PST 24
Peak memory 146488 kb
Host smart-787cce54-176e-4a5c-8e7c-421b70b8c2a9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3019367980 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 348.prim_prince_test.3019367980
Directory /workspace/348.prim_prince_test/latest

Test location /workspace/coverage/default/349.prim_prince_test.3740077859
Short name T350
Test name
Test status
Simulation time 3300076745 ps
CPU time 56.25 seconds
Started Jan 24 11:23:00 PM PST 24
Finished Jan 24 11:24:10 PM PST 24
Peak memory 146608 kb
Host smart-2f7451fd-8317-47fe-bb10-47de7bf5fd14
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3740077859 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 349.prim_prince_test.3740077859
Directory /workspace/349.prim_prince_test/latest

Test location /workspace/coverage/default/35.prim_prince_test.2872882568
Short name T198
Test name
Test status
Simulation time 2183939280 ps
CPU time 37.32 seconds
Started Jan 24 11:17:01 PM PST 24
Finished Jan 24 11:17:50 PM PST 24
Peak memory 146620 kb
Host smart-726537cf-e601-4b53-95ce-e2573caa3621
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2872882568 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 35.prim_prince_test.2872882568
Directory /workspace/35.prim_prince_test/latest

Test location /workspace/coverage/default/350.prim_prince_test.432179307
Short name T233
Test name
Test status
Simulation time 2348739844 ps
CPU time 39.58 seconds
Started Jan 24 11:22:58 PM PST 24
Finished Jan 24 11:23:48 PM PST 24
Peak memory 146588 kb
Host smart-c5633545-62f3-4275-8194-b9dc27dfab01
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=432179307 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 350.prim_prince_test.432179307
Directory /workspace/350.prim_prince_test/latest

Test location /workspace/coverage/default/351.prim_prince_test.3000648760
Short name T465
Test name
Test status
Simulation time 2642279808 ps
CPU time 45.38 seconds
Started Jan 24 11:22:57 PM PST 24
Finished Jan 24 11:23:54 PM PST 24
Peak memory 146596 kb
Host smart-1f616e91-ac05-4bc8-852f-335c63d6b221
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3000648760 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 351.prim_prince_test.3000648760
Directory /workspace/351.prim_prince_test/latest

Test location /workspace/coverage/default/352.prim_prince_test.1016589615
Short name T16
Test name
Test status
Simulation time 1112258719 ps
CPU time 19.12 seconds
Started Jan 24 11:22:55 PM PST 24
Finished Jan 24 11:23:19 PM PST 24
Peak memory 146556 kb
Host smart-95ad8ff7-a082-438c-bef7-587cabab3862
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1016589615 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 352.prim_prince_test.1016589615
Directory /workspace/352.prim_prince_test/latest

Test location /workspace/coverage/default/353.prim_prince_test.1589940319
Short name T98
Test name
Test status
Simulation time 2293613688 ps
CPU time 39 seconds
Started Jan 24 11:22:57 PM PST 24
Finished Jan 24 11:23:47 PM PST 24
Peak memory 146592 kb
Host smart-bb548a83-34be-4662-ba43-3e7ab1a12a36
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1589940319 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 353.prim_prince_test.1589940319
Directory /workspace/353.prim_prince_test/latest

Test location /workspace/coverage/default/354.prim_prince_test.2295474753
Short name T195
Test name
Test status
Simulation time 3170849574 ps
CPU time 54.36 seconds
Started Jan 24 11:22:58 PM PST 24
Finished Jan 24 11:24:08 PM PST 24
Peak memory 146604 kb
Host smart-92d73bd5-81f7-4180-802a-aabb7150b7ee
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2295474753 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 354.prim_prince_test.2295474753
Directory /workspace/354.prim_prince_test/latest

Test location /workspace/coverage/default/355.prim_prince_test.4166775860
Short name T224
Test name
Test status
Simulation time 2131754843 ps
CPU time 36.55 seconds
Started Jan 24 11:22:59 PM PST 24
Finished Jan 24 11:23:45 PM PST 24
Peak memory 146540 kb
Host smart-f01ae84d-cc8b-4d45-a9e9-88f96bc08b42
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4166775860 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 355.prim_prince_test.4166775860
Directory /workspace/355.prim_prince_test/latest

Test location /workspace/coverage/default/356.prim_prince_test.3572967049
Short name T190
Test name
Test status
Simulation time 1862811265 ps
CPU time 31.1 seconds
Started Jan 24 11:23:07 PM PST 24
Finished Jan 24 11:23:46 PM PST 24
Peak memory 146480 kb
Host smart-8026d72f-c86a-46a6-823d-e3b7ed81a88f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3572967049 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 356.prim_prince_test.3572967049
Directory /workspace/356.prim_prince_test/latest

Test location /workspace/coverage/default/357.prim_prince_test.1059907217
Short name T110
Test name
Test status
Simulation time 2823107014 ps
CPU time 45.51 seconds
Started Jan 24 11:23:06 PM PST 24
Finished Jan 24 11:24:02 PM PST 24
Peak memory 146564 kb
Host smart-be5d489c-927d-4eaa-84b6-a58e1448a7a6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1059907217 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 357.prim_prince_test.1059907217
Directory /workspace/357.prim_prince_test/latest

Test location /workspace/coverage/default/358.prim_prince_test.4073091492
Short name T155
Test name
Test status
Simulation time 1428340636 ps
CPU time 24.75 seconds
Started Jan 24 11:23:02 PM PST 24
Finished Jan 24 11:23:33 PM PST 24
Peak memory 146544 kb
Host smart-7d9eac63-8710-48fb-b5fb-75b2fb79fbf5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4073091492 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 358.prim_prince_test.4073091492
Directory /workspace/358.prim_prince_test/latest

Test location /workspace/coverage/default/359.prim_prince_test.374590582
Short name T134
Test name
Test status
Simulation time 2176642081 ps
CPU time 36.42 seconds
Started Jan 24 11:23:07 PM PST 24
Finished Jan 24 11:23:53 PM PST 24
Peak memory 146544 kb
Host smart-c1020f47-3320-4d86-bc33-1f6285dc646a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=374590582 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 359.prim_prince_test.374590582
Directory /workspace/359.prim_prince_test/latest

Test location /workspace/coverage/default/36.prim_prince_test.4092246531
Short name T66
Test name
Test status
Simulation time 3281945495 ps
CPU time 55.68 seconds
Started Jan 24 11:16:58 PM PST 24
Finished Jan 24 11:18:11 PM PST 24
Peak memory 146588 kb
Host smart-116cba1c-7abb-4051-8bb1-f15a7b2fce58
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4092246531 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 36.prim_prince_test.4092246531
Directory /workspace/36.prim_prince_test/latest

Test location /workspace/coverage/default/360.prim_prince_test.900326566
Short name T164
Test name
Test status
Simulation time 2385321108 ps
CPU time 40.81 seconds
Started Jan 24 11:23:00 PM PST 24
Finished Jan 24 11:23:51 PM PST 24
Peak memory 146592 kb
Host smart-9facb4bf-0ad2-4ba1-b741-5fad70a54075
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=900326566 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 360.prim_prince_test.900326566
Directory /workspace/360.prim_prince_test/latest

Test location /workspace/coverage/default/361.prim_prince_test.2194846938
Short name T57
Test name
Test status
Simulation time 2187174548 ps
CPU time 36.94 seconds
Started Jan 24 11:23:07 PM PST 24
Finished Jan 24 11:23:53 PM PST 24
Peak memory 146544 kb
Host smart-2a1f2843-434d-422d-ac19-874d047352ae
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2194846938 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 361.prim_prince_test.2194846938
Directory /workspace/361.prim_prince_test/latest

Test location /workspace/coverage/default/362.prim_prince_test.2635130354
Short name T22
Test name
Test status
Simulation time 2936570908 ps
CPU time 50.95 seconds
Started Jan 24 11:23:01 PM PST 24
Finished Jan 24 11:24:06 PM PST 24
Peak memory 146592 kb
Host smart-3c5bef2b-94d1-4c6f-bccd-1533a86a1255
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2635130354 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 362.prim_prince_test.2635130354
Directory /workspace/362.prim_prince_test/latest

Test location /workspace/coverage/default/363.prim_prince_test.3904117111
Short name T179
Test name
Test status
Simulation time 2969133661 ps
CPU time 50.12 seconds
Started Jan 24 11:23:07 PM PST 24
Finished Jan 24 11:24:10 PM PST 24
Peak memory 146544 kb
Host smart-9d61bcee-9432-483e-8047-eceb187778bd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3904117111 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 363.prim_prince_test.3904117111
Directory /workspace/363.prim_prince_test/latest

Test location /workspace/coverage/default/364.prim_prince_test.1023323314
Short name T294
Test name
Test status
Simulation time 3201247600 ps
CPU time 52.94 seconds
Started Jan 24 11:23:07 PM PST 24
Finished Jan 24 11:24:12 PM PST 24
Peak memory 146544 kb
Host smart-21cf0974-d00a-4f94-af35-c76d350d3a23
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1023323314 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 364.prim_prince_test.1023323314
Directory /workspace/364.prim_prince_test/latest

Test location /workspace/coverage/default/365.prim_prince_test.3409811839
Short name T442
Test name
Test status
Simulation time 929306275 ps
CPU time 16.72 seconds
Started Jan 24 11:22:55 PM PST 24
Finished Jan 24 11:23:17 PM PST 24
Peak memory 146560 kb
Host smart-b9366332-8f44-4a80-bae9-db51b12cf2af
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3409811839 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 365.prim_prince_test.3409811839
Directory /workspace/365.prim_prince_test/latest

Test location /workspace/coverage/default/366.prim_prince_test.1971436189
Short name T456
Test name
Test status
Simulation time 1918119936 ps
CPU time 34.05 seconds
Started Jan 24 11:22:58 PM PST 24
Finished Jan 24 11:23:42 PM PST 24
Peak memory 146540 kb
Host smart-9b4069e6-6986-4fc4-a57f-ca707db9c568
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1971436189 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 366.prim_prince_test.1971436189
Directory /workspace/366.prim_prince_test/latest

Test location /workspace/coverage/default/367.prim_prince_test.767491221
Short name T269
Test name
Test status
Simulation time 2337164083 ps
CPU time 40.59 seconds
Started Jan 24 11:23:14 PM PST 24
Finished Jan 24 11:24:06 PM PST 24
Peak memory 146616 kb
Host smart-a04ecafc-7650-41ab-92b6-15a54482945a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=767491221 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 367.prim_prince_test.767491221
Directory /workspace/367.prim_prince_test/latest

Test location /workspace/coverage/default/368.prim_prince_test.3518397586
Short name T374
Test name
Test status
Simulation time 1712519760 ps
CPU time 28.6 seconds
Started Jan 24 11:23:15 PM PST 24
Finished Jan 24 11:23:50 PM PST 24
Peak memory 146556 kb
Host smart-92e2e416-6939-4d56-b165-ed494ebdf9ae
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3518397586 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 368.prim_prince_test.3518397586
Directory /workspace/368.prim_prince_test/latest

Test location /workspace/coverage/default/369.prim_prince_test.5494268
Short name T119
Test name
Test status
Simulation time 2786119912 ps
CPU time 47.8 seconds
Started Jan 24 11:23:15 PM PST 24
Finished Jan 24 11:24:14 PM PST 24
Peak memory 146592 kb
Host smart-1effc0fb-0a4c-4845-898c-6912996d9c47
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=5494268 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspac
e/coverage/default.vdb -cm_log /dev/null -cm_name 369.prim_prince_test.5494268
Directory /workspace/369.prim_prince_test/latest

Test location /workspace/coverage/default/37.prim_prince_test.3572382556
Short name T177
Test name
Test status
Simulation time 2213516896 ps
CPU time 38.05 seconds
Started Jan 24 11:16:57 PM PST 24
Finished Jan 24 11:17:47 PM PST 24
Peak memory 146620 kb
Host smart-542666b6-3746-4642-8cb2-76071e9b3d5a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3572382556 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 37.prim_prince_test.3572382556
Directory /workspace/37.prim_prince_test/latest

Test location /workspace/coverage/default/370.prim_prince_test.2169827276
Short name T220
Test name
Test status
Simulation time 961060320 ps
CPU time 17.01 seconds
Started Jan 24 11:23:14 PM PST 24
Finished Jan 24 11:23:37 PM PST 24
Peak memory 146528 kb
Host smart-8d91bcf7-d2bb-48f9-9be7-976056b2c5ae
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2169827276 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 370.prim_prince_test.2169827276
Directory /workspace/370.prim_prince_test/latest

Test location /workspace/coverage/default/371.prim_prince_test.2573805146
Short name T337
Test name
Test status
Simulation time 3240884933 ps
CPU time 53.96 seconds
Started Jan 24 11:23:19 PM PST 24
Finished Jan 24 11:24:26 PM PST 24
Peak memory 146512 kb
Host smart-be643e4a-d35c-4e8e-9ee6-8d847e981270
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2573805146 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 371.prim_prince_test.2573805146
Directory /workspace/371.prim_prince_test/latest

Test location /workspace/coverage/default/372.prim_prince_test.2815579092
Short name T420
Test name
Test status
Simulation time 828260141 ps
CPU time 14.45 seconds
Started Jan 24 11:23:20 PM PST 24
Finished Jan 24 11:23:41 PM PST 24
Peak memory 146544 kb
Host smart-056b1c0a-4773-47d8-9548-b8ad2e819f83
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2815579092 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 372.prim_prince_test.2815579092
Directory /workspace/372.prim_prince_test/latest

Test location /workspace/coverage/default/373.prim_prince_test.2533345768
Short name T492
Test name
Test status
Simulation time 2172298824 ps
CPU time 36.78 seconds
Started Jan 24 11:23:13 PM PST 24
Finished Jan 24 11:24:00 PM PST 24
Peak memory 146588 kb
Host smart-c9b43e35-22da-4e6f-b5c8-90aa1fb30e5f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2533345768 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 373.prim_prince_test.2533345768
Directory /workspace/373.prim_prince_test/latest

Test location /workspace/coverage/default/374.prim_prince_test.4029236329
Short name T444
Test name
Test status
Simulation time 3697501518 ps
CPU time 62.01 seconds
Started Jan 24 11:23:13 PM PST 24
Finished Jan 24 11:24:29 PM PST 24
Peak memory 146552 kb
Host smart-0ff2cbc0-4e43-4ee5-ae67-a860b5d6ddaf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4029236329 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 374.prim_prince_test.4029236329
Directory /workspace/374.prim_prince_test/latest

Test location /workspace/coverage/default/375.prim_prince_test.1132759635
Short name T271
Test name
Test status
Simulation time 1927300261 ps
CPU time 32.97 seconds
Started Jan 24 11:23:15 PM PST 24
Finished Jan 24 11:23:57 PM PST 24
Peak memory 146544 kb
Host smart-111761a0-ab15-4580-a473-d0907b47a58b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1132759635 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 375.prim_prince_test.1132759635
Directory /workspace/375.prim_prince_test/latest

Test location /workspace/coverage/default/376.prim_prince_test.943226565
Short name T358
Test name
Test status
Simulation time 1036581152 ps
CPU time 18.25 seconds
Started Jan 24 11:23:14 PM PST 24
Finished Jan 24 11:23:38 PM PST 24
Peak memory 146532 kb
Host smart-8901fe41-8329-4b47-b58f-9d1e489f78ce
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=943226565 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 376.prim_prince_test.943226565
Directory /workspace/376.prim_prince_test/latest

Test location /workspace/coverage/default/377.prim_prince_test.4183859889
Short name T309
Test name
Test status
Simulation time 3641663140 ps
CPU time 60.13 seconds
Started Jan 24 11:23:19 PM PST 24
Finished Jan 24 11:24:34 PM PST 24
Peak memory 146592 kb
Host smart-a38979ad-b553-45ee-adc3-cdf890c71c0c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4183859889 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 377.prim_prince_test.4183859889
Directory /workspace/377.prim_prince_test/latest

Test location /workspace/coverage/default/378.prim_prince_test.3596773141
Short name T480
Test name
Test status
Simulation time 3309262759 ps
CPU time 56.77 seconds
Started Jan 24 11:23:18 PM PST 24
Finished Jan 24 11:24:30 PM PST 24
Peak memory 146608 kb
Host smart-18045466-ea62-47f2-b054-9a6436f2e8d2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3596773141 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 378.prim_prince_test.3596773141
Directory /workspace/378.prim_prince_test/latest

Test location /workspace/coverage/default/379.prim_prince_test.3980928217
Short name T295
Test name
Test status
Simulation time 2476788244 ps
CPU time 43 seconds
Started Jan 24 11:23:16 PM PST 24
Finished Jan 24 11:24:11 PM PST 24
Peak memory 146608 kb
Host smart-40f223d1-bb5d-40e5-bb57-dd550396aab7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3980928217 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 379.prim_prince_test.3980928217
Directory /workspace/379.prim_prince_test/latest

Test location /workspace/coverage/default/38.prim_prince_test.794539025
Short name T256
Test name
Test status
Simulation time 912369685 ps
CPU time 15.68 seconds
Started Jan 24 11:17:02 PM PST 24
Finished Jan 24 11:17:24 PM PST 24
Peak memory 146528 kb
Host smart-3cd9e2c7-76d5-4518-89f6-eeb2907b3bfb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=794539025 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 38.prim_prince_test.794539025
Directory /workspace/38.prim_prince_test/latest

Test location /workspace/coverage/default/380.prim_prince_test.2475659170
Short name T200
Test name
Test status
Simulation time 1416407530 ps
CPU time 24.09 seconds
Started Jan 24 11:23:16 PM PST 24
Finished Jan 24 11:23:47 PM PST 24
Peak memory 146528 kb
Host smart-5fb441b7-d060-489c-aa55-1e0ed12ea217
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2475659170 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 380.prim_prince_test.2475659170
Directory /workspace/380.prim_prince_test/latest

Test location /workspace/coverage/default/381.prim_prince_test.101712656
Short name T382
Test name
Test status
Simulation time 3705545388 ps
CPU time 62.86 seconds
Started Jan 24 11:23:13 PM PST 24
Finished Jan 24 11:24:31 PM PST 24
Peak memory 146620 kb
Host smart-b9bacc0d-90b3-4e55-9604-938a9bbd902c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=101712656 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 381.prim_prince_test.101712656
Directory /workspace/381.prim_prince_test/latest

Test location /workspace/coverage/default/382.prim_prince_test.3344751420
Short name T74
Test name
Test status
Simulation time 3291358068 ps
CPU time 54.7 seconds
Started Jan 24 11:23:19 PM PST 24
Finished Jan 24 11:24:28 PM PST 24
Peak memory 146524 kb
Host smart-d42068a2-f708-4785-b766-c1e2b270f64f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3344751420 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 382.prim_prince_test.3344751420
Directory /workspace/382.prim_prince_test/latest

Test location /workspace/coverage/default/383.prim_prince_test.3406206033
Short name T144
Test name
Test status
Simulation time 3263526763 ps
CPU time 57.05 seconds
Started Jan 24 11:23:20 PM PST 24
Finished Jan 24 11:24:33 PM PST 24
Peak memory 146608 kb
Host smart-b7a3cd1c-f6bb-4d0b-a7e7-df9f6686ac2e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3406206033 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 383.prim_prince_test.3406206033
Directory /workspace/383.prim_prince_test/latest

Test location /workspace/coverage/default/384.prim_prince_test.2821734952
Short name T2
Test name
Test status
Simulation time 1509705518 ps
CPU time 24.57 seconds
Started Jan 24 11:23:20 PM PST 24
Finished Jan 24 11:23:51 PM PST 24
Peak memory 146528 kb
Host smart-d3ca8663-f810-4ac9-bf41-575437832593
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2821734952 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 384.prim_prince_test.2821734952
Directory /workspace/384.prim_prince_test/latest

Test location /workspace/coverage/default/385.prim_prince_test.3424444719
Short name T78
Test name
Test status
Simulation time 1439990655 ps
CPU time 22.63 seconds
Started Jan 24 11:23:10 PM PST 24
Finished Jan 24 11:23:38 PM PST 24
Peak memory 146512 kb
Host smart-946c4487-16e1-450f-aa11-ecb03eafee5a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3424444719 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 385.prim_prince_test.3424444719
Directory /workspace/385.prim_prince_test/latest

Test location /workspace/coverage/default/386.prim_prince_test.1095948104
Short name T245
Test name
Test status
Simulation time 3313561619 ps
CPU time 55.07 seconds
Started Jan 24 11:23:12 PM PST 24
Finished Jan 24 11:24:19 PM PST 24
Peak memory 146544 kb
Host smart-84d81ce8-72e4-4cc4-9718-487c87a1b759
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1095948104 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 386.prim_prince_test.1095948104
Directory /workspace/386.prim_prince_test/latest

Test location /workspace/coverage/default/387.prim_prince_test.2301279087
Short name T419
Test name
Test status
Simulation time 3216624712 ps
CPU time 56.19 seconds
Started Jan 24 11:23:18 PM PST 24
Finished Jan 24 11:24:30 PM PST 24
Peak memory 146608 kb
Host smart-35886964-9b10-4b75-9584-4e283c713d98
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2301279087 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 387.prim_prince_test.2301279087
Directory /workspace/387.prim_prince_test/latest

Test location /workspace/coverage/default/388.prim_prince_test.3276322170
Short name T41
Test name
Test status
Simulation time 2677138194 ps
CPU time 43.18 seconds
Started Jan 24 11:23:15 PM PST 24
Finished Jan 24 11:24:08 PM PST 24
Peak memory 146620 kb
Host smart-8ea52e0a-df71-4e1f-9a2b-61046e2378ab
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3276322170 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 388.prim_prince_test.3276322170
Directory /workspace/388.prim_prince_test/latest

Test location /workspace/coverage/default/389.prim_prince_test.1276205915
Short name T117
Test name
Test status
Simulation time 1107222260 ps
CPU time 18.13 seconds
Started Jan 24 11:23:37 PM PST 24
Finished Jan 24 11:24:00 PM PST 24
Peak memory 146528 kb
Host smart-6c2d3bdc-455d-4829-b46d-c44ff703711a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1276205915 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 389.prim_prince_test.1276205915
Directory /workspace/389.prim_prince_test/latest

Test location /workspace/coverage/default/39.prim_prince_test.790192981
Short name T426
Test name
Test status
Simulation time 2136242961 ps
CPU time 37.28 seconds
Started Jan 24 11:16:55 PM PST 24
Finished Jan 24 11:17:46 PM PST 24
Peak memory 146524 kb
Host smart-ba0ec6e7-a238-473d-b736-3d25a71fa694
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=790192981 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 39.prim_prince_test.790192981
Directory /workspace/39.prim_prince_test/latest

Test location /workspace/coverage/default/390.prim_prince_test.2307336560
Short name T168
Test name
Test status
Simulation time 3642978159 ps
CPU time 62.05 seconds
Started Jan 24 11:23:35 PM PST 24
Finished Jan 24 11:24:52 PM PST 24
Peak memory 146544 kb
Host smart-13979d64-7f23-451a-8ba1-7cb0dfd7753f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2307336560 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 390.prim_prince_test.2307336560
Directory /workspace/390.prim_prince_test/latest

Test location /workspace/coverage/default/391.prim_prince_test.3329117990
Short name T15
Test name
Test status
Simulation time 3658854409 ps
CPU time 63 seconds
Started Jan 24 11:23:29 PM PST 24
Finished Jan 24 11:24:48 PM PST 24
Peak memory 146588 kb
Host smart-87d482a3-852d-48e3-8b82-8c6038e6a1bc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3329117990 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 391.prim_prince_test.3329117990
Directory /workspace/391.prim_prince_test/latest

Test location /workspace/coverage/default/392.prim_prince_test.2989328669
Short name T249
Test name
Test status
Simulation time 775721822 ps
CPU time 13.51 seconds
Started Jan 24 11:23:32 PM PST 24
Finished Jan 24 11:23:50 PM PST 24
Peak memory 146556 kb
Host smart-8d65f11a-a99e-42c2-a76c-ecbd45de5838
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2989328669 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 392.prim_prince_test.2989328669
Directory /workspace/392.prim_prince_test/latest

Test location /workspace/coverage/default/393.prim_prince_test.3887043427
Short name T214
Test name
Test status
Simulation time 1674029544 ps
CPU time 27.85 seconds
Started Jan 24 11:23:32 PM PST 24
Finished Jan 24 11:24:08 PM PST 24
Peak memory 146528 kb
Host smart-b0823568-375e-42fd-946a-89c2f6d36070
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3887043427 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 393.prim_prince_test.3887043427
Directory /workspace/393.prim_prince_test/latest

Test location /workspace/coverage/default/394.prim_prince_test.541407918
Short name T116
Test name
Test status
Simulation time 1296869648 ps
CPU time 22.6 seconds
Started Jan 24 11:23:32 PM PST 24
Finished Jan 24 11:24:01 PM PST 24
Peak memory 146560 kb
Host smart-f20f3ad6-2414-4066-a644-b7dbc144fab8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=541407918 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 394.prim_prince_test.541407918
Directory /workspace/394.prim_prince_test/latest

Test location /workspace/coverage/default/395.prim_prince_test.1894440057
Short name T389
Test name
Test status
Simulation time 788625789 ps
CPU time 13.84 seconds
Started Jan 24 11:23:33 PM PST 24
Finished Jan 24 11:23:51 PM PST 24
Peak memory 146544 kb
Host smart-88211434-aaeb-46ed-9e47-4ecc87a941fc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1894440057 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 395.prim_prince_test.1894440057
Directory /workspace/395.prim_prince_test/latest

Test location /workspace/coverage/default/396.prim_prince_test.3451404528
Short name T202
Test name
Test status
Simulation time 3132434064 ps
CPU time 53.81 seconds
Started Jan 24 11:23:34 PM PST 24
Finished Jan 24 11:24:41 PM PST 24
Peak memory 146620 kb
Host smart-c89dec1b-29cd-4c5a-820f-ff03082e26dd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3451404528 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 396.prim_prince_test.3451404528
Directory /workspace/396.prim_prince_test/latest

Test location /workspace/coverage/default/397.prim_prince_test.3259282692
Short name T484
Test name
Test status
Simulation time 3482912167 ps
CPU time 58.21 seconds
Started Jan 24 11:23:33 PM PST 24
Finished Jan 24 11:24:45 PM PST 24
Peak memory 146608 kb
Host smart-ac2e2aa8-d39a-457c-a4a6-0a881356dfbb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3259282692 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 397.prim_prince_test.3259282692
Directory /workspace/397.prim_prince_test/latest

Test location /workspace/coverage/default/398.prim_prince_test.3930637258
Short name T495
Test name
Test status
Simulation time 2381349853 ps
CPU time 41.91 seconds
Started Jan 24 11:23:31 PM PST 24
Finished Jan 24 11:24:24 PM PST 24
Peak memory 146596 kb
Host smart-5ab75dae-68a3-4300-bbc0-e3c4ad2b9e60
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3930637258 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 398.prim_prince_test.3930637258
Directory /workspace/398.prim_prince_test/latest

Test location /workspace/coverage/default/399.prim_prince_test.4279478063
Short name T182
Test name
Test status
Simulation time 852498298 ps
CPU time 14.05 seconds
Started Jan 24 11:23:33 PM PST 24
Finished Jan 24 11:23:51 PM PST 24
Peak memory 146488 kb
Host smart-ef4f365b-0729-45ed-9261-f9cfeb1e1a57
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4279478063 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 399.prim_prince_test.4279478063
Directory /workspace/399.prim_prince_test/latest

Test location /workspace/coverage/default/4.prim_prince_test.3796615935
Short name T421
Test name
Test status
Simulation time 1875275876 ps
CPU time 31.35 seconds
Started Jan 24 11:16:23 PM PST 24
Finished Jan 24 11:17:03 PM PST 24
Peak memory 146472 kb
Host smart-527470fb-65d8-40bd-8d18-7df271504aae
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3796615935 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 4.prim_prince_test.3796615935
Directory /workspace/4.prim_prince_test/latest

Test location /workspace/coverage/default/40.prim_prince_test.374070911
Short name T328
Test name
Test status
Simulation time 2779897103 ps
CPU time 47 seconds
Started Jan 24 11:16:59 PM PST 24
Finished Jan 24 11:18:00 PM PST 24
Peak memory 146588 kb
Host smart-24d6f6b9-04f4-458d-8bb7-b50cf6ceead4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=374070911 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 40.prim_prince_test.374070911
Directory /workspace/40.prim_prince_test/latest

Test location /workspace/coverage/default/400.prim_prince_test.2999217868
Short name T162
Test name
Test status
Simulation time 1994548083 ps
CPU time 33.12 seconds
Started Jan 24 11:23:38 PM PST 24
Finished Jan 24 11:24:18 PM PST 24
Peak memory 146528 kb
Host smart-757f7bf5-f38b-4ab1-ae02-175656b580a0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2999217868 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 400.prim_prince_test.2999217868
Directory /workspace/400.prim_prince_test/latest

Test location /workspace/coverage/default/401.prim_prince_test.1663945444
Short name T51
Test name
Test status
Simulation time 1208756894 ps
CPU time 20.8 seconds
Started Jan 24 11:23:34 PM PST 24
Finished Jan 24 11:24:01 PM PST 24
Peak memory 146540 kb
Host smart-58e29268-10fc-4b02-aca6-b97560fa9675
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1663945444 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 401.prim_prince_test.1663945444
Directory /workspace/401.prim_prince_test/latest

Test location /workspace/coverage/default/402.prim_prince_test.226761717
Short name T62
Test name
Test status
Simulation time 3643310305 ps
CPU time 61.85 seconds
Started Jan 25 01:22:40 AM PST 24
Finished Jan 25 01:23:57 AM PST 24
Peak memory 146568 kb
Host smart-290dec0c-8bfb-4e23-af3d-7a7f606a37ef
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=226761717 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 402.prim_prince_test.226761717
Directory /workspace/402.prim_prince_test/latest

Test location /workspace/coverage/default/403.prim_prince_test.3598807863
Short name T138
Test name
Test status
Simulation time 3089242973 ps
CPU time 54.32 seconds
Started Jan 25 02:12:08 AM PST 24
Finished Jan 25 02:13:18 AM PST 24
Peak memory 146616 kb
Host smart-5e6ee1d6-1cd4-4450-a6e4-17693fb3d5df
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3598807863 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 403.prim_prince_test.3598807863
Directory /workspace/403.prim_prince_test/latest

Test location /workspace/coverage/default/404.prim_prince_test.71024207
Short name T64
Test name
Test status
Simulation time 2996666487 ps
CPU time 46.62 seconds
Started Jan 24 11:23:35 PM PST 24
Finished Jan 24 11:24:31 PM PST 24
Peak memory 146616 kb
Host smart-7935330e-1fd1-4c07-9526-3c29f7b66cc1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=71024207 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 404.prim_prince_test.71024207
Directory /workspace/404.prim_prince_test/latest

Test location /workspace/coverage/default/405.prim_prince_test.1656617125
Short name T142
Test name
Test status
Simulation time 2493234114 ps
CPU time 42.57 seconds
Started Jan 25 05:28:06 AM PST 24
Finished Jan 25 05:29:00 AM PST 24
Peak memory 146600 kb
Host smart-ff699d91-c16a-42c8-9c13-b7fb247dfbd0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1656617125 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 405.prim_prince_test.1656617125
Directory /workspace/405.prim_prince_test/latest

Test location /workspace/coverage/default/406.prim_prince_test.4013953455
Short name T349
Test name
Test status
Simulation time 2558900384 ps
CPU time 41.11 seconds
Started Jan 24 11:23:34 PM PST 24
Finished Jan 24 11:24:24 PM PST 24
Peak memory 146592 kb
Host smart-091f73e2-fcc2-4cd2-8bf3-9c9b8ab9cf8c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4013953455 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 406.prim_prince_test.4013953455
Directory /workspace/406.prim_prince_test/latest

Test location /workspace/coverage/default/407.prim_prince_test.3344615394
Short name T261
Test name
Test status
Simulation time 3582034515 ps
CPU time 62.13 seconds
Started Jan 24 11:23:32 PM PST 24
Finished Jan 24 11:24:51 PM PST 24
Peak memory 146604 kb
Host smart-75097a06-b775-478c-a4ad-e344669620c4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3344615394 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 407.prim_prince_test.3344615394
Directory /workspace/407.prim_prince_test/latest

Test location /workspace/coverage/default/408.prim_prince_test.3050603578
Short name T297
Test name
Test status
Simulation time 1713459517 ps
CPU time 27.88 seconds
Started Jan 24 11:23:36 PM PST 24
Finished Jan 24 11:24:10 PM PST 24
Peak memory 146556 kb
Host smart-32e28569-95bc-414a-bc46-834904cf64de
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3050603578 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 408.prim_prince_test.3050603578
Directory /workspace/408.prim_prince_test/latest

Test location /workspace/coverage/default/409.prim_prince_test.1230341680
Short name T451
Test name
Test status
Simulation time 3388031930 ps
CPU time 58.04 seconds
Started Jan 24 11:23:55 PM PST 24
Finished Jan 24 11:25:07 PM PST 24
Peak memory 146620 kb
Host smart-716aea51-a8c7-4848-8609-0606ddbeac66
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1230341680 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 409.prim_prince_test.1230341680
Directory /workspace/409.prim_prince_test/latest

Test location /workspace/coverage/default/41.prim_prince_test.1871515895
Short name T94
Test name
Test status
Simulation time 3169424265 ps
CPU time 54.36 seconds
Started Jan 24 11:16:59 PM PST 24
Finished Jan 24 11:18:10 PM PST 24
Peak memory 146608 kb
Host smart-cd480c45-272c-4489-a6cf-0ed9ccb859cc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1871515895 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 41.prim_prince_test.1871515895
Directory /workspace/41.prim_prince_test/latest

Test location /workspace/coverage/default/410.prim_prince_test.4000478270
Short name T12
Test name
Test status
Simulation time 3016492210 ps
CPU time 57.5 seconds
Started Jan 25 12:11:33 AM PST 24
Finished Jan 25 12:12:47 AM PST 24
Peak memory 146612 kb
Host smart-e3bcf689-d49d-4967-b90c-d32975f15c62
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4000478270 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 410.prim_prince_test.4000478270
Directory /workspace/410.prim_prince_test/latest

Test location /workspace/coverage/default/411.prim_prince_test.2863708719
Short name T128
Test name
Test status
Simulation time 1711200200 ps
CPU time 27.57 seconds
Started Jan 24 11:23:51 PM PST 24
Finished Jan 24 11:24:27 PM PST 24
Peak memory 146528 kb
Host smart-33dedb67-f795-4d3a-88f3-1a4a1098052c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2863708719 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 411.prim_prince_test.2863708719
Directory /workspace/411.prim_prince_test/latest

Test location /workspace/coverage/default/412.prim_prince_test.377238299
Short name T246
Test name
Test status
Simulation time 1536677331 ps
CPU time 26.14 seconds
Started Jan 24 11:23:50 PM PST 24
Finished Jan 24 11:24:25 PM PST 24
Peak memory 146524 kb
Host smart-4df07706-b3ea-49d5-80ce-283b185e3c48
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=377238299 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 412.prim_prince_test.377238299
Directory /workspace/412.prim_prince_test/latest

Test location /workspace/coverage/default/413.prim_prince_test.1709229497
Short name T362
Test name
Test status
Simulation time 2585163528 ps
CPU time 44.1 seconds
Started Jan 24 11:23:53 PM PST 24
Finished Jan 24 11:24:48 PM PST 24
Peak memory 146544 kb
Host smart-11516917-49f2-4916-bfd9-7e72f451cf22
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1709229497 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 413.prim_prince_test.1709229497
Directory /workspace/413.prim_prince_test/latest

Test location /workspace/coverage/default/414.prim_prince_test.2940099462
Short name T460
Test name
Test status
Simulation time 1361442934 ps
CPU time 24.71 seconds
Started Jan 25 12:36:31 AM PST 24
Finished Jan 25 12:37:02 AM PST 24
Peak memory 146564 kb
Host smart-da1913a5-fb37-411d-b2ce-4ac18eee9f75
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2940099462 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 414.prim_prince_test.2940099462
Directory /workspace/414.prim_prince_test/latest

Test location /workspace/coverage/default/415.prim_prince_test.1734295666
Short name T151
Test name
Test status
Simulation time 1917887954 ps
CPU time 32.74 seconds
Started Jan 24 11:23:53 PM PST 24
Finished Jan 24 11:24:35 PM PST 24
Peak memory 146480 kb
Host smart-c5cf2911-4f21-4060-8a2d-a4f55cacd691
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1734295666 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 415.prim_prince_test.1734295666
Directory /workspace/415.prim_prince_test/latest

Test location /workspace/coverage/default/416.prim_prince_test.3643571096
Short name T279
Test name
Test status
Simulation time 1643235072 ps
CPU time 28.77 seconds
Started Jan 24 11:23:49 PM PST 24
Finished Jan 24 11:24:27 PM PST 24
Peak memory 146560 kb
Host smart-7bf24bc9-1530-42fb-aa91-977e0f5cf770
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3643571096 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 416.prim_prince_test.3643571096
Directory /workspace/416.prim_prince_test/latest

Test location /workspace/coverage/default/417.prim_prince_test.3129667399
Short name T40
Test name
Test status
Simulation time 2547424839 ps
CPU time 42.94 seconds
Started Jan 24 11:23:55 PM PST 24
Finished Jan 24 11:24:49 PM PST 24
Peak memory 146620 kb
Host smart-e0691f67-7d6f-41a5-8520-cfed0388dca9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3129667399 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 417.prim_prince_test.3129667399
Directory /workspace/417.prim_prince_test/latest

Test location /workspace/coverage/default/418.prim_prince_test.4024479745
Short name T44
Test name
Test status
Simulation time 1784357453 ps
CPU time 31.21 seconds
Started Jan 24 11:23:51 PM PST 24
Finished Jan 24 11:24:32 PM PST 24
Peak memory 146532 kb
Host smart-3a520d3a-8b97-45bc-8132-3583f1aa97e9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4024479745 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 418.prim_prince_test.4024479745
Directory /workspace/418.prim_prince_test/latest

Test location /workspace/coverage/default/419.prim_prince_test.192351520
Short name T70
Test name
Test status
Simulation time 2664106873 ps
CPU time 44.22 seconds
Started Jan 25 12:03:05 AM PST 24
Finished Jan 25 12:03:58 AM PST 24
Peak memory 146564 kb
Host smart-94e27e48-8807-4b74-bd12-27803cac75b6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=192351520 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 419.prim_prince_test.192351520
Directory /workspace/419.prim_prince_test/latest

Test location /workspace/coverage/default/42.prim_prince_test.4136045295
Short name T106
Test name
Test status
Simulation time 750876137 ps
CPU time 13.13 seconds
Started Jan 24 11:17:01 PM PST 24
Finished Jan 24 11:17:20 PM PST 24
Peak memory 146528 kb
Host smart-7fda1ea5-4f6f-4f88-9d3a-2530492a56ab
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4136045295 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 42.prim_prince_test.4136045295
Directory /workspace/42.prim_prince_test/latest

Test location /workspace/coverage/default/420.prim_prince_test.2306604330
Short name T150
Test name
Test status
Simulation time 3063763336 ps
CPU time 53.51 seconds
Started Jan 25 12:28:52 AM PST 24
Finished Jan 25 12:29:58 AM PST 24
Peak memory 146564 kb
Host smart-db96aafd-7fad-4cfa-a5c1-35e7fc0ce979
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2306604330 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 420.prim_prince_test.2306604330
Directory /workspace/420.prim_prince_test/latest

Test location /workspace/coverage/default/421.prim_prince_test.1929861613
Short name T376
Test name
Test status
Simulation time 3252925378 ps
CPU time 56.5 seconds
Started Jan 25 01:18:44 AM PST 24
Finished Jan 25 01:19:54 AM PST 24
Peak memory 146632 kb
Host smart-7dde571a-8e8e-4ff7-bca8-8a1b2e3312c9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1929861613 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 421.prim_prince_test.1929861613
Directory /workspace/421.prim_prince_test/latest

Test location /workspace/coverage/default/422.prim_prince_test.2652124537
Short name T53
Test name
Test status
Simulation time 1127173865 ps
CPU time 19.82 seconds
Started Jan 25 12:15:24 AM PST 24
Finished Jan 25 12:15:50 AM PST 24
Peak memory 146532 kb
Host smart-50a68e2a-f3e4-4ed7-8b79-56b34d754c2a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2652124537 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 422.prim_prince_test.2652124537
Directory /workspace/422.prim_prince_test/latest

Test location /workspace/coverage/default/423.prim_prince_test.616020929
Short name T50
Test name
Test status
Simulation time 1562290130 ps
CPU time 27.1 seconds
Started Jan 24 11:23:56 PM PST 24
Finished Jan 24 11:24:31 PM PST 24
Peak memory 146488 kb
Host smart-bd103b69-98ca-4c04-8ff7-54bb6e3c8c03
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=616020929 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 423.prim_prince_test.616020929
Directory /workspace/423.prim_prince_test/latest

Test location /workspace/coverage/default/424.prim_prince_test.3969735670
Short name T497
Test name
Test status
Simulation time 1528859948 ps
CPU time 27.02 seconds
Started Jan 25 12:45:45 AM PST 24
Finished Jan 25 12:46:21 AM PST 24
Peak memory 146532 kb
Host smart-9b14faf8-2564-469f-877c-62bd0d30446d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3969735670 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 424.prim_prince_test.3969735670
Directory /workspace/424.prim_prince_test/latest

Test location /workspace/coverage/default/425.prim_prince_test.3241061730
Short name T173
Test name
Test status
Simulation time 2775655643 ps
CPU time 45.74 seconds
Started Jan 24 11:23:55 PM PST 24
Finished Jan 24 11:24:52 PM PST 24
Peak memory 146552 kb
Host smart-6f5e9bb1-15ae-4207-912e-17b4cc6be6fa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3241061730 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 425.prim_prince_test.3241061730
Directory /workspace/425.prim_prince_test/latest

Test location /workspace/coverage/default/426.prim_prince_test.2659269891
Short name T194
Test name
Test status
Simulation time 2017096564 ps
CPU time 34.28 seconds
Started Jan 24 11:23:55 PM PST 24
Finished Jan 24 11:24:38 PM PST 24
Peak memory 146488 kb
Host smart-eb83ca84-3c92-47d5-9af5-f8c0f53bb646
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2659269891 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 426.prim_prince_test.2659269891
Directory /workspace/426.prim_prince_test/latest

Test location /workspace/coverage/default/427.prim_prince_test.3851764929
Short name T165
Test name
Test status
Simulation time 3662532153 ps
CPU time 56.61 seconds
Started Jan 24 11:23:53 PM PST 24
Finished Jan 24 11:25:01 PM PST 24
Peak memory 146576 kb
Host smart-72847349-a23d-4a68-a490-c90ab71b550f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3851764929 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 427.prim_prince_test.3851764929
Directory /workspace/427.prim_prince_test/latest

Test location /workspace/coverage/default/428.prim_prince_test.2005088783
Short name T278
Test name
Test status
Simulation time 1463522639 ps
CPU time 23.42 seconds
Started Jan 24 11:23:53 PM PST 24
Finished Jan 24 11:24:23 PM PST 24
Peak memory 146512 kb
Host smart-e4fd7a85-e969-4393-835b-9e98362302e1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2005088783 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 428.prim_prince_test.2005088783
Directory /workspace/428.prim_prince_test/latest

Test location /workspace/coverage/default/429.prim_prince_test.3899129861
Short name T411
Test name
Test status
Simulation time 1701261389 ps
CPU time 28.2 seconds
Started Jan 25 04:23:05 AM PST 24
Finished Jan 25 04:23:42 AM PST 24
Peak memory 146556 kb
Host smart-1a4b3593-79d9-451d-9b4a-b6514d204113
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3899129861 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 429.prim_prince_test.3899129861
Directory /workspace/429.prim_prince_test/latest

Test location /workspace/coverage/default/43.prim_prince_test.252746186
Short name T126
Test name
Test status
Simulation time 3291433084 ps
CPU time 55.85 seconds
Started Jan 24 11:17:02 PM PST 24
Finished Jan 24 11:18:14 PM PST 24
Peak memory 146584 kb
Host smart-fa4ac275-60cb-4461-aadd-f5faf52339f3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=252746186 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 43.prim_prince_test.252746186
Directory /workspace/43.prim_prince_test/latest

Test location /workspace/coverage/default/430.prim_prince_test.1252202871
Short name T414
Test name
Test status
Simulation time 3574287521 ps
CPU time 60.82 seconds
Started Jan 24 11:23:51 PM PST 24
Finished Jan 24 11:25:10 PM PST 24
Peak memory 146620 kb
Host smart-d2ef7ce1-c26c-4b0d-afd0-f8be3c327bc0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1252202871 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 430.prim_prince_test.1252202871
Directory /workspace/430.prim_prince_test/latest

Test location /workspace/coverage/default/431.prim_prince_test.3360034294
Short name T410
Test name
Test status
Simulation time 800128490 ps
CPU time 13.17 seconds
Started Jan 24 11:23:54 PM PST 24
Finished Jan 24 11:24:11 PM PST 24
Peak memory 146556 kb
Host smart-de7b245d-e14a-4749-9863-5de1413fcf12
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3360034294 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 431.prim_prince_test.3360034294
Directory /workspace/431.prim_prince_test/latest

Test location /workspace/coverage/default/432.prim_prince_test.3966283281
Short name T464
Test name
Test status
Simulation time 779430048 ps
CPU time 13.55 seconds
Started Jan 25 12:39:30 AM PST 24
Finished Jan 25 12:39:47 AM PST 24
Peak memory 146528 kb
Host smart-92ecf975-497f-415b-b27f-50f787391d6f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3966283281 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 432.prim_prince_test.3966283281
Directory /workspace/432.prim_prince_test/latest

Test location /workspace/coverage/default/433.prim_prince_test.292765825
Short name T254
Test name
Test status
Simulation time 3511086348 ps
CPU time 60.77 seconds
Started Jan 24 11:34:54 PM PST 24
Finished Jan 24 11:36:11 PM PST 24
Peak memory 146596 kb
Host smart-e6d77b4f-6078-4175-a6f1-263b6e700500
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=292765825 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 433.prim_prince_test.292765825
Directory /workspace/433.prim_prince_test/latest

Test location /workspace/coverage/default/434.prim_prince_test.4019114183
Short name T236
Test name
Test status
Simulation time 1163070834 ps
CPU time 21.65 seconds
Started Jan 25 12:43:01 AM PST 24
Finished Jan 25 12:43:28 AM PST 24
Peak memory 146532 kb
Host smart-d101bc9c-3bb2-4913-aab6-06ea6c578e61
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4019114183 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 434.prim_prince_test.4019114183
Directory /workspace/434.prim_prince_test/latest

Test location /workspace/coverage/default/435.prim_prince_test.1614082034
Short name T489
Test name
Test status
Simulation time 2506476725 ps
CPU time 45.5 seconds
Started Jan 25 02:19:08 AM PST 24
Finished Jan 25 02:20:09 AM PST 24
Peak memory 146616 kb
Host smart-beee3e08-67b3-4aa9-943b-8a9493380bf9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1614082034 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 435.prim_prince_test.1614082034
Directory /workspace/435.prim_prince_test/latest

Test location /workspace/coverage/default/436.prim_prince_test.961239731
Short name T180
Test name
Test status
Simulation time 2261255552 ps
CPU time 39.21 seconds
Started Jan 24 11:23:51 PM PST 24
Finished Jan 24 11:24:42 PM PST 24
Peak memory 146608 kb
Host smart-55478815-22dc-4aae-886f-ee4d4755cf4a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=961239731 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 436.prim_prince_test.961239731
Directory /workspace/436.prim_prince_test/latest

Test location /workspace/coverage/default/437.prim_prince_test.111299686
Short name T454
Test name
Test status
Simulation time 1392666345 ps
CPU time 23.62 seconds
Started Jan 24 11:24:13 PM PST 24
Finished Jan 24 11:24:43 PM PST 24
Peak memory 146544 kb
Host smart-930cdab6-b7f3-406f-a9cc-e3ecf4f674d3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=111299686 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 437.prim_prince_test.111299686
Directory /workspace/437.prim_prince_test/latest

Test location /workspace/coverage/default/438.prim_prince_test.4085484440
Short name T237
Test name
Test status
Simulation time 1616536504 ps
CPU time 28.85 seconds
Started Jan 24 11:24:10 PM PST 24
Finished Jan 24 11:24:49 PM PST 24
Peak memory 146540 kb
Host smart-c237f895-1bb1-4c7e-a192-924267b4dbf7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4085484440 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 438.prim_prince_test.4085484440
Directory /workspace/438.prim_prince_test/latest

Test location /workspace/coverage/default/439.prim_prince_test.4178284703
Short name T105
Test name
Test status
Simulation time 3708432910 ps
CPU time 61.38 seconds
Started Jan 24 11:24:10 PM PST 24
Finished Jan 24 11:25:26 PM PST 24
Peak memory 146608 kb
Host smart-13193f89-a463-4418-9832-e97af446f277
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4178284703 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 439.prim_prince_test.4178284703
Directory /workspace/439.prim_prince_test/latest

Test location /workspace/coverage/default/44.prim_prince_test.1870355872
Short name T188
Test name
Test status
Simulation time 2793332359 ps
CPU time 46.72 seconds
Started Jan 24 11:17:04 PM PST 24
Finished Jan 24 11:18:04 PM PST 24
Peak memory 146624 kb
Host smart-39f3362a-fa87-4013-9a07-ed0777ad04d9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1870355872 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 44.prim_prince_test.1870355872
Directory /workspace/44.prim_prince_test/latest

Test location /workspace/coverage/default/440.prim_prince_test.3286447645
Short name T307
Test name
Test status
Simulation time 3490153934 ps
CPU time 60.3 seconds
Started Jan 24 11:24:14 PM PST 24
Finished Jan 24 11:25:30 PM PST 24
Peak memory 146608 kb
Host smart-0ba32384-b3c9-45fc-847e-e25a4395cb99
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3286447645 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 440.prim_prince_test.3286447645
Directory /workspace/440.prim_prince_test/latest

Test location /workspace/coverage/default/441.prim_prince_test.2719222476
Short name T183
Test name
Test status
Simulation time 3073623998 ps
CPU time 50.95 seconds
Started Jan 24 11:24:10 PM PST 24
Finished Jan 24 11:25:14 PM PST 24
Peak memory 146596 kb
Host smart-0737d762-0592-4c5d-8df3-64cdb5c235ba
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2719222476 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 441.prim_prince_test.2719222476
Directory /workspace/441.prim_prince_test/latest

Test location /workspace/coverage/default/442.prim_prince_test.1987977471
Short name T264
Test name
Test status
Simulation time 2036051088 ps
CPU time 34.54 seconds
Started Jan 24 11:24:14 PM PST 24
Finished Jan 24 11:24:57 PM PST 24
Peak memory 146532 kb
Host smart-528d8f6e-a5b3-4b3e-825f-745298da3fe5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1987977471 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 442.prim_prince_test.1987977471
Directory /workspace/442.prim_prince_test/latest

Test location /workspace/coverage/default/443.prim_prince_test.2972377660
Short name T351
Test name
Test status
Simulation time 855500900 ps
CPU time 14.55 seconds
Started Jan 24 11:24:13 PM PST 24
Finished Jan 24 11:24:31 PM PST 24
Peak memory 146480 kb
Host smart-91514dd0-5c89-4235-80e9-5758e7b5b98c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2972377660 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 443.prim_prince_test.2972377660
Directory /workspace/443.prim_prince_test/latest

Test location /workspace/coverage/default/444.prim_prince_test.1881667446
Short name T377
Test name
Test status
Simulation time 2766832250 ps
CPU time 47.47 seconds
Started Jan 24 11:24:13 PM PST 24
Finished Jan 24 11:25:14 PM PST 24
Peak memory 146620 kb
Host smart-7c813427-4846-4df2-8f01-f12055dd613b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1881667446 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 444.prim_prince_test.1881667446
Directory /workspace/444.prim_prince_test/latest

Test location /workspace/coverage/default/445.prim_prince_test.3822485138
Short name T48
Test name
Test status
Simulation time 2006220839 ps
CPU time 34.7 seconds
Started Jan 24 11:24:33 PM PST 24
Finished Jan 24 11:25:21 PM PST 24
Peak memory 145936 kb
Host smart-5387c1b0-48bf-4c4b-a984-6c12bfedd35e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3822485138 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 445.prim_prince_test.3822485138
Directory /workspace/445.prim_prince_test/latest

Test location /workspace/coverage/default/446.prim_prince_test.2115862012
Short name T287
Test name
Test status
Simulation time 1973375311 ps
CPU time 33.67 seconds
Started Jan 24 11:24:33 PM PST 24
Finished Jan 24 11:25:18 PM PST 24
Peak memory 146044 kb
Host smart-8c70bd91-3a41-46e1-b716-94ab2b3e2391
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2115862012 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 446.prim_prince_test.2115862012
Directory /workspace/446.prim_prince_test/latest

Test location /workspace/coverage/default/447.prim_prince_test.511062277
Short name T225
Test name
Test status
Simulation time 3041049622 ps
CPU time 51.21 seconds
Started Jan 24 11:24:31 PM PST 24
Finished Jan 24 11:25:36 PM PST 24
Peak memory 146544 kb
Host smart-12aac9a5-f5db-422e-9061-dc829b6ba407
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=511062277 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 447.prim_prince_test.511062277
Directory /workspace/447.prim_prince_test/latest

Test location /workspace/coverage/default/448.prim_prince_test.2833559655
Short name T60
Test name
Test status
Simulation time 2417825125 ps
CPU time 40.57 seconds
Started Jan 24 11:24:33 PM PST 24
Finished Jan 24 11:25:26 PM PST 24
Peak memory 146596 kb
Host smart-f1170083-6245-4e5f-97fd-54fe69511796
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2833559655 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 448.prim_prince_test.2833559655
Directory /workspace/448.prim_prince_test/latest

Test location /workspace/coverage/default/449.prim_prince_test.485821181
Short name T486
Test name
Test status
Simulation time 2139469149 ps
CPU time 35.25 seconds
Started Jan 24 11:24:37 PM PST 24
Finished Jan 24 11:25:25 PM PST 24
Peak memory 146488 kb
Host smart-8166ae12-67c6-4473-a9e9-084ce531109a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=485821181 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 449.prim_prince_test.485821181
Directory /workspace/449.prim_prince_test/latest

Test location /workspace/coverage/default/45.prim_prince_test.3450147378
Short name T157
Test name
Test status
Simulation time 2857272819 ps
CPU time 48.33 seconds
Started Jan 24 11:17:01 PM PST 24
Finished Jan 24 11:18:02 PM PST 24
Peak memory 146620 kb
Host smart-6728a0cd-360f-4e70-a949-d13cdb7567ef
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3450147378 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 45.prim_prince_test.3450147378
Directory /workspace/45.prim_prince_test/latest

Test location /workspace/coverage/default/450.prim_prince_test.2100917782
Short name T336
Test name
Test status
Simulation time 2997344382 ps
CPU time 48.62 seconds
Started Jan 24 11:24:33 PM PST 24
Finished Jan 24 11:25:35 PM PST 24
Peak memory 146608 kb
Host smart-02a4b621-7135-403b-a81f-bba531963d6c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2100917782 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 450.prim_prince_test.2100917782
Directory /workspace/450.prim_prince_test/latest

Test location /workspace/coverage/default/451.prim_prince_test.3313859042
Short name T265
Test name
Test status
Simulation time 1876835063 ps
CPU time 31.05 seconds
Started Jan 24 11:24:37 PM PST 24
Finished Jan 24 11:25:20 PM PST 24
Peak memory 146488 kb
Host smart-7c4dcb38-536d-496a-bb62-bafdafef48a9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3313859042 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 451.prim_prince_test.3313859042
Directory /workspace/451.prim_prince_test/latest

Test location /workspace/coverage/default/452.prim_prince_test.3069445629
Short name T458
Test name
Test status
Simulation time 1680975781 ps
CPU time 28.16 seconds
Started Jan 24 11:24:32 PM PST 24
Finished Jan 24 11:25:09 PM PST 24
Peak memory 146556 kb
Host smart-6463e9e9-de5d-4947-abf0-2f52ce984879
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3069445629 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 452.prim_prince_test.3069445629
Directory /workspace/452.prim_prince_test/latest

Test location /workspace/coverage/default/453.prim_prince_test.3071180578
Short name T363
Test name
Test status
Simulation time 3322389234 ps
CPU time 56.35 seconds
Started Jan 24 11:24:32 PM PST 24
Finished Jan 24 11:25:45 PM PST 24
Peak memory 146596 kb
Host smart-879de318-a2c5-45c2-9c0f-fedeb827999c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3071180578 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 453.prim_prince_test.3071180578
Directory /workspace/453.prim_prince_test/latest

Test location /workspace/coverage/default/454.prim_prince_test.3935436556
Short name T487
Test name
Test status
Simulation time 3379563252 ps
CPU time 58.29 seconds
Started Jan 24 11:24:32 PM PST 24
Finished Jan 24 11:25:49 PM PST 24
Peak memory 146604 kb
Host smart-a70ef8a4-b53a-4a71-8328-f36a958d887b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3935436556 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 454.prim_prince_test.3935436556
Directory /workspace/454.prim_prince_test/latest

Test location /workspace/coverage/default/455.prim_prince_test.547143250
Short name T299
Test name
Test status
Simulation time 1534482552 ps
CPU time 25.37 seconds
Started Jan 24 11:24:31 PM PST 24
Finished Jan 24 11:25:04 PM PST 24
Peak memory 146528 kb
Host smart-c39ae5f4-64f1-4f31-ba1b-13acaedadaf6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=547143250 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 455.prim_prince_test.547143250
Directory /workspace/455.prim_prince_test/latest

Test location /workspace/coverage/default/456.prim_prince_test.3511449845
Short name T77
Test name
Test status
Simulation time 1912341533 ps
CPU time 31.84 seconds
Started Jan 24 11:24:33 PM PST 24
Finished Jan 24 11:25:16 PM PST 24
Peak memory 146540 kb
Host smart-de13f88e-ae84-4249-b09a-004501506b0f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3511449845 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 456.prim_prince_test.3511449845
Directory /workspace/456.prim_prince_test/latest

Test location /workspace/coverage/default/457.prim_prince_test.3054976247
Short name T118
Test name
Test status
Simulation time 2778190084 ps
CPU time 47.26 seconds
Started Jan 24 11:24:33 PM PST 24
Finished Jan 24 11:25:35 PM PST 24
Peak memory 146608 kb
Host smart-7cb2627e-58a2-4451-ae92-48bc65e013e8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3054976247 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 457.prim_prince_test.3054976247
Directory /workspace/457.prim_prince_test/latest

Test location /workspace/coverage/default/458.prim_prince_test.1130477066
Short name T232
Test name
Test status
Simulation time 1848566436 ps
CPU time 30.57 seconds
Started Jan 24 11:24:37 PM PST 24
Finished Jan 24 11:25:19 PM PST 24
Peak memory 146488 kb
Host smart-370b6e89-000e-4870-b061-2c4251852cac
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1130477066 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 458.prim_prince_test.1130477066
Directory /workspace/458.prim_prince_test/latest

Test location /workspace/coverage/default/459.prim_prince_test.649336134
Short name T203
Test name
Test status
Simulation time 3651959265 ps
CPU time 62.9 seconds
Started Jan 24 11:24:33 PM PST 24
Finished Jan 24 11:25:54 PM PST 24
Peak memory 146588 kb
Host smart-0027f921-22db-4271-b42a-f14caca8b5da
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=649336134 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 459.prim_prince_test.649336134
Directory /workspace/459.prim_prince_test/latest

Test location /workspace/coverage/default/46.prim_prince_test.1710844256
Short name T227
Test name
Test status
Simulation time 2255854782 ps
CPU time 38.82 seconds
Started Jan 24 11:17:03 PM PST 24
Finished Jan 24 11:17:55 PM PST 24
Peak memory 146624 kb
Host smart-4abe95e8-cd04-4ecf-8573-09e0aa4582f5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1710844256 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 46.prim_prince_test.1710844256
Directory /workspace/46.prim_prince_test/latest

Test location /workspace/coverage/default/460.prim_prince_test.4128708390
Short name T371
Test name
Test status
Simulation time 1472286967 ps
CPU time 25.46 seconds
Started Jan 24 11:24:32 PM PST 24
Finished Jan 24 11:25:08 PM PST 24
Peak memory 146524 kb
Host smart-14d0626a-f933-427b-a4cd-969bc9148705
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4128708390 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 460.prim_prince_test.4128708390
Directory /workspace/460.prim_prince_test/latest

Test location /workspace/coverage/default/461.prim_prince_test.4006381231
Short name T375
Test name
Test status
Simulation time 2233675876 ps
CPU time 38.09 seconds
Started Jan 24 11:24:35 PM PST 24
Finished Jan 24 11:25:26 PM PST 24
Peak memory 146592 kb
Host smart-a7a9806b-137e-4514-afd7-3283b029e63a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4006381231 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 461.prim_prince_test.4006381231
Directory /workspace/461.prim_prince_test/latest

Test location /workspace/coverage/default/462.prim_prince_test.1599751615
Short name T21
Test name
Test status
Simulation time 2601857386 ps
CPU time 45 seconds
Started Jan 24 11:24:35 PM PST 24
Finished Jan 24 11:25:34 PM PST 24
Peak memory 146592 kb
Host smart-4e674492-e66f-4f74-ae14-2eb4a0c26163
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1599751615 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 462.prim_prince_test.1599751615
Directory /workspace/462.prim_prince_test/latest

Test location /workspace/coverage/default/463.prim_prince_test.3119963031
Short name T340
Test name
Test status
Simulation time 3711561078 ps
CPU time 63.77 seconds
Started Jan 24 11:24:35 PM PST 24
Finished Jan 24 11:25:57 PM PST 24
Peak memory 146608 kb
Host smart-b727ea6e-7df0-4d31-9df8-80d22d163a11
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3119963031 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 463.prim_prince_test.3119963031
Directory /workspace/463.prim_prince_test/latest

Test location /workspace/coverage/default/464.prim_prince_test.3416495809
Short name T498
Test name
Test status
Simulation time 1870754586 ps
CPU time 30.4 seconds
Started Jan 24 11:24:36 PM PST 24
Finished Jan 24 11:25:15 PM PST 24
Peak memory 146500 kb
Host smart-70851214-49d1-4de8-9026-e116fb33e3b8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3416495809 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 464.prim_prince_test.3416495809
Directory /workspace/464.prim_prince_test/latest

Test location /workspace/coverage/default/465.prim_prince_test.1161987050
Short name T149
Test name
Test status
Simulation time 1474115845 ps
CPU time 24.95 seconds
Started Jan 24 11:24:33 PM PST 24
Finished Jan 24 11:25:07 PM PST 24
Peak memory 146556 kb
Host smart-d527bade-d051-4712-b25c-a61ab946a75c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1161987050 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 465.prim_prince_test.1161987050
Directory /workspace/465.prim_prince_test/latest

Test location /workspace/coverage/default/466.prim_prince_test.3571560148
Short name T361
Test name
Test status
Simulation time 1359914781 ps
CPU time 22.49 seconds
Started Jan 24 11:24:40 PM PST 24
Finished Jan 24 11:25:11 PM PST 24
Peak memory 146488 kb
Host smart-82caf411-5995-4d97-925e-4e5b0ed567d6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3571560148 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 466.prim_prince_test.3571560148
Directory /workspace/466.prim_prince_test/latest

Test location /workspace/coverage/default/467.prim_prince_test.80657908
Short name T395
Test name
Test status
Simulation time 1806176798 ps
CPU time 31.13 seconds
Started Jan 24 11:24:35 PM PST 24
Finished Jan 24 11:25:17 PM PST 24
Peak memory 146536 kb
Host smart-edcb5a35-f7a7-4cf0-aa93-721c16e01d24
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=80657908 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 467.prim_prince_test.80657908
Directory /workspace/467.prim_prince_test/latest

Test location /workspace/coverage/default/468.prim_prince_test.2782574323
Short name T114
Test name
Test status
Simulation time 1127470957 ps
CPU time 18.09 seconds
Started Jan 24 11:24:36 PM PST 24
Finished Jan 24 11:25:01 PM PST 24
Peak memory 146500 kb
Host smart-9966cd71-d7c9-4298-90cb-400eddad4b94
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2782574323 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 468.prim_prince_test.2782574323
Directory /workspace/468.prim_prince_test/latest

Test location /workspace/coverage/default/469.prim_prince_test.1344365247
Short name T124
Test name
Test status
Simulation time 2376346623 ps
CPU time 40.16 seconds
Started Jan 24 11:24:53 PM PST 24
Finished Jan 24 11:25:45 PM PST 24
Peak memory 146588 kb
Host smart-57429b28-dce5-4fba-b922-4fbac5b1afb7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1344365247 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 469.prim_prince_test.1344365247
Directory /workspace/469.prim_prince_test/latest

Test location /workspace/coverage/default/47.prim_prince_test.4036794495
Short name T25
Test name
Test status
Simulation time 3733453035 ps
CPU time 61.43 seconds
Started Jan 24 11:17:01 PM PST 24
Finished Jan 24 11:18:18 PM PST 24
Peak memory 146596 kb
Host smart-259929b0-471e-475c-8b8c-da95ae6379b7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4036794495 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 47.prim_prince_test.4036794495
Directory /workspace/47.prim_prince_test/latest

Test location /workspace/coverage/default/470.prim_prince_test.3724945003
Short name T355
Test name
Test status
Simulation time 2395977091 ps
CPU time 39.92 seconds
Started Jan 24 11:24:52 PM PST 24
Finished Jan 24 11:25:42 PM PST 24
Peak memory 146592 kb
Host smart-78df153c-7494-44a5-9b0d-bb02d34822e7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3724945003 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 470.prim_prince_test.3724945003
Directory /workspace/470.prim_prince_test/latest

Test location /workspace/coverage/default/471.prim_prince_test.901440055
Short name T14
Test name
Test status
Simulation time 956163350 ps
CPU time 15.88 seconds
Started Jan 24 11:24:51 PM PST 24
Finished Jan 24 11:25:12 PM PST 24
Peak memory 146532 kb
Host smart-c349e5ff-2f82-4e09-aced-e0b1399454af
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=901440055 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 471.prim_prince_test.901440055
Directory /workspace/471.prim_prince_test/latest

Test location /workspace/coverage/default/472.prim_prince_test.3766810497
Short name T268
Test name
Test status
Simulation time 1866630701 ps
CPU time 30.96 seconds
Started Jan 24 11:24:57 PM PST 24
Finished Jan 24 11:25:36 PM PST 24
Peak memory 146500 kb
Host smart-eb844932-ecdc-4709-a7c0-ad7873c386db
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3766810497 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 472.prim_prince_test.3766810497
Directory /workspace/472.prim_prince_test/latest

Test location /workspace/coverage/default/473.prim_prince_test.220012664
Short name T289
Test name
Test status
Simulation time 2376092332 ps
CPU time 40.76 seconds
Started Jan 24 11:24:53 PM PST 24
Finished Jan 24 11:25:44 PM PST 24
Peak memory 145700 kb
Host smart-8e3c622a-7f7e-4e63-9cad-739294dd3526
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=220012664 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 473.prim_prince_test.220012664
Directory /workspace/473.prim_prince_test/latest

Test location /workspace/coverage/default/474.prim_prince_test.1707494092
Short name T11
Test name
Test status
Simulation time 3536066324 ps
CPU time 58.54 seconds
Started Jan 24 11:24:53 PM PST 24
Finished Jan 24 11:26:05 PM PST 24
Peak memory 145852 kb
Host smart-47024957-4c30-4f4f-9977-37ec573d2456
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1707494092 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 474.prim_prince_test.1707494092
Directory /workspace/474.prim_prince_test/latest

Test location /workspace/coverage/default/475.prim_prince_test.2568512390
Short name T445
Test name
Test status
Simulation time 3512188378 ps
CPU time 58.93 seconds
Started Jan 24 11:24:53 PM PST 24
Finished Jan 24 11:26:06 PM PST 24
Peak memory 146620 kb
Host smart-399c1c02-b0d3-479c-b7b0-170748e8c9a0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2568512390 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 475.prim_prince_test.2568512390
Directory /workspace/475.prim_prince_test/latest

Test location /workspace/coverage/default/476.prim_prince_test.3217826894
Short name T417
Test name
Test status
Simulation time 2894292938 ps
CPU time 48.4 seconds
Started Jan 24 11:24:53 PM PST 24
Finished Jan 24 11:25:53 PM PST 24
Peak memory 146620 kb
Host smart-88adbab1-be74-4de6-9df3-1f995e3a5c6a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3217826894 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 476.prim_prince_test.3217826894
Directory /workspace/476.prim_prince_test/latest

Test location /workspace/coverage/default/477.prim_prince_test.3680109409
Short name T247
Test name
Test status
Simulation time 1327384137 ps
CPU time 23.54 seconds
Started Jan 24 11:24:53 PM PST 24
Finished Jan 24 11:25:25 PM PST 24
Peak memory 146532 kb
Host smart-4bf0463d-30a7-491b-9427-00edc7b6f971
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3680109409 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 477.prim_prince_test.3680109409
Directory /workspace/477.prim_prince_test/latest

Test location /workspace/coverage/default/478.prim_prince_test.3172470768
Short name T158
Test name
Test status
Simulation time 3702136784 ps
CPU time 63.86 seconds
Started Jan 24 11:24:52 PM PST 24
Finished Jan 24 11:26:15 PM PST 24
Peak memory 146604 kb
Host smart-00c00532-c214-4cf5-bc9c-1a2a5c651e56
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3172470768 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 478.prim_prince_test.3172470768
Directory /workspace/478.prim_prince_test/latest

Test location /workspace/coverage/default/479.prim_prince_test.622659877
Short name T331
Test name
Test status
Simulation time 2371307723 ps
CPU time 40.47 seconds
Started Jan 24 11:24:56 PM PST 24
Finished Jan 24 11:25:48 PM PST 24
Peak memory 146624 kb
Host smart-7bc70c03-cb5f-44bc-a7c2-26f0e46e1b75
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=622659877 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 479.prim_prince_test.622659877
Directory /workspace/479.prim_prince_test/latest

Test location /workspace/coverage/default/48.prim_prince_test.3975086570
Short name T476
Test name
Test status
Simulation time 2712240294 ps
CPU time 47.34 seconds
Started Jan 24 11:17:03 PM PST 24
Finished Jan 24 11:18:06 PM PST 24
Peak memory 146624 kb
Host smart-64bfc9f3-6e5d-4399-b242-205688b77364
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3975086570 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 48.prim_prince_test.3975086570
Directory /workspace/48.prim_prince_test/latest

Test location /workspace/coverage/default/480.prim_prince_test.3111906023
Short name T432
Test name
Test status
Simulation time 1186805247 ps
CPU time 21.32 seconds
Started Jan 24 11:24:55 PM PST 24
Finished Jan 24 11:25:23 PM PST 24
Peak memory 146544 kb
Host smart-d62c90de-74ef-4955-bacb-f1c32cde9d54
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3111906023 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 480.prim_prince_test.3111906023
Directory /workspace/480.prim_prince_test/latest

Test location /workspace/coverage/default/481.prim_prince_test.2768003811
Short name T270
Test name
Test status
Simulation time 3030946411 ps
CPU time 52.26 seconds
Started Jan 24 11:24:52 PM PST 24
Finished Jan 24 11:25:59 PM PST 24
Peak memory 146604 kb
Host smart-a6bc9b59-3fbf-4cf9-8ed8-5a7f3315e43c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2768003811 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 481.prim_prince_test.2768003811
Directory /workspace/481.prim_prince_test/latest

Test location /workspace/coverage/default/482.prim_prince_test.3672981969
Short name T321
Test name
Test status
Simulation time 2166229278 ps
CPU time 36.89 seconds
Started Jan 24 11:24:56 PM PST 24
Finished Jan 24 11:25:43 PM PST 24
Peak memory 146624 kb
Host smart-0f9fb566-683c-49ca-bb9f-efe5467cacc1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3672981969 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 482.prim_prince_test.3672981969
Directory /workspace/482.prim_prince_test/latest

Test location /workspace/coverage/default/483.prim_prince_test.3845493415
Short name T406
Test name
Test status
Simulation time 2287652805 ps
CPU time 38.13 seconds
Started Jan 24 11:24:56 PM PST 24
Finished Jan 24 11:25:44 PM PST 24
Peak memory 146564 kb
Host smart-3afd2cf0-01b4-40bd-9b24-51dba72b56c3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3845493415 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 483.prim_prince_test.3845493415
Directory /workspace/483.prim_prince_test/latest

Test location /workspace/coverage/default/484.prim_prince_test.627097104
Short name T354
Test name
Test status
Simulation time 2493451972 ps
CPU time 41.16 seconds
Started Jan 24 11:24:57 PM PST 24
Finished Jan 24 11:25:49 PM PST 24
Peak memory 146564 kb
Host smart-ddee9176-7397-4b8f-8967-ed035be8061a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=627097104 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 484.prim_prince_test.627097104
Directory /workspace/484.prim_prince_test/latest

Test location /workspace/coverage/default/485.prim_prince_test.460584
Short name T95
Test name
Test status
Simulation time 3046871870 ps
CPU time 51.16 seconds
Started Jan 24 11:24:58 PM PST 24
Finished Jan 24 11:26:02 PM PST 24
Peak memory 146592 kb
Host smart-b3c42832-6a61-4769-8a99-c6f0930cc412
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=460584 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace
/coverage/default.vdb -cm_log /dev/null -cm_name 485.prim_prince_test.460584
Directory /workspace/485.prim_prince_test/latest

Test location /workspace/coverage/default/486.prim_prince_test.991886707
Short name T212
Test name
Test status
Simulation time 3508654360 ps
CPU time 60.69 seconds
Started Jan 24 11:24:55 PM PST 24
Finished Jan 24 11:26:11 PM PST 24
Peak memory 146608 kb
Host smart-6a7eafe2-70f2-47ab-8f32-f676cd42bf8b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=991886707 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 486.prim_prince_test.991886707
Directory /workspace/486.prim_prince_test/latest

Test location /workspace/coverage/default/487.prim_prince_test.1485727496
Short name T305
Test name
Test status
Simulation time 2986390765 ps
CPU time 50.67 seconds
Started Jan 24 11:24:56 PM PST 24
Finished Jan 24 11:26:01 PM PST 24
Peak memory 146588 kb
Host smart-019087a0-64a7-45b9-859a-59419ce167a4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1485727496 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 487.prim_prince_test.1485727496
Directory /workspace/487.prim_prince_test/latest

Test location /workspace/coverage/default/488.prim_prince_test.2633522810
Short name T31
Test name
Test status
Simulation time 1292128306 ps
CPU time 22.27 seconds
Started Jan 24 11:24:56 PM PST 24
Finished Jan 24 11:25:25 PM PST 24
Peak memory 146528 kb
Host smart-38b6ba63-00ac-4556-b8d0-663c1a908668
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2633522810 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 488.prim_prince_test.2633522810
Directory /workspace/488.prim_prince_test/latest

Test location /workspace/coverage/default/489.prim_prince_test.277560357
Short name T181
Test name
Test status
Simulation time 3740485145 ps
CPU time 62.56 seconds
Started Jan 24 11:24:57 PM PST 24
Finished Jan 24 11:26:15 PM PST 24
Peak memory 146592 kb
Host smart-06c175a4-fb3d-4624-898a-c28acba63d41
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=277560357 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 489.prim_prince_test.277560357
Directory /workspace/489.prim_prince_test/latest

Test location /workspace/coverage/default/49.prim_prince_test.4175770387
Short name T185
Test name
Test status
Simulation time 1517107204 ps
CPU time 26.35 seconds
Started Jan 24 11:17:03 PM PST 24
Finished Jan 24 11:17:39 PM PST 24
Peak memory 146560 kb
Host smart-bda483a4-4ae0-4c57-a09d-db12a4b77dcd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4175770387 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 49.prim_prince_test.4175770387
Directory /workspace/49.prim_prince_test/latest

Test location /workspace/coverage/default/490.prim_prince_test.1206937915
Short name T27
Test name
Test status
Simulation time 824011937 ps
CPU time 14.08 seconds
Started Jan 24 11:24:56 PM PST 24
Finished Jan 24 11:25:15 PM PST 24
Peak memory 146544 kb
Host smart-704f3c11-c1e7-4a27-975b-d4b7b0cc10de
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1206937915 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 490.prim_prince_test.1206937915
Directory /workspace/490.prim_prince_test/latest

Test location /workspace/coverage/default/491.prim_prince_test.426160085
Short name T137
Test name
Test status
Simulation time 2894056980 ps
CPU time 48.74 seconds
Started Jan 24 11:24:53 PM PST 24
Finished Jan 24 11:25:54 PM PST 24
Peak memory 146544 kb
Host smart-133be579-34c2-40be-ba7d-e82be1184ce6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=426160085 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 491.prim_prince_test.426160085
Directory /workspace/491.prim_prince_test/latest

Test location /workspace/coverage/default/492.prim_prince_test.3557382348
Short name T312
Test name
Test status
Simulation time 3670824757 ps
CPU time 61.58 seconds
Started Jan 24 11:24:57 PM PST 24
Finished Jan 24 11:26:14 PM PST 24
Peak memory 146592 kb
Host smart-6cd8bfee-991e-4440-ad59-5b79f8802091
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3557382348 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 492.prim_prince_test.3557382348
Directory /workspace/492.prim_prince_test/latest

Test location /workspace/coverage/default/493.prim_prince_test.3496348404
Short name T491
Test name
Test status
Simulation time 3376245863 ps
CPU time 56.22 seconds
Started Jan 24 11:24:57 PM PST 24
Finished Jan 24 11:26:07 PM PST 24
Peak memory 146608 kb
Host smart-5fd23042-68fd-4313-878d-15ecf3fbed02
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3496348404 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 493.prim_prince_test.3496348404
Directory /workspace/493.prim_prince_test/latest

Test location /workspace/coverage/default/494.prim_prince_test.3660739196
Short name T252
Test name
Test status
Simulation time 2431820952 ps
CPU time 41.08 seconds
Started Jan 24 11:24:55 PM PST 24
Finished Jan 24 11:25:47 PM PST 24
Peak memory 146548 kb
Host smart-59823dec-c38a-40cf-adf9-48497c56ebd9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3660739196 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 494.prim_prince_test.3660739196
Directory /workspace/494.prim_prince_test/latest

Test location /workspace/coverage/default/495.prim_prince_test.1566034026
Short name T320
Test name
Test status
Simulation time 1398753099 ps
CPU time 24.21 seconds
Started Jan 24 11:24:55 PM PST 24
Finished Jan 24 11:25:27 PM PST 24
Peak memory 146488 kb
Host smart-fc8c67b8-291f-4adb-9580-5dd07c4b2d17
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1566034026 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 495.prim_prince_test.1566034026
Directory /workspace/495.prim_prince_test/latest

Test location /workspace/coverage/default/496.prim_prince_test.1310485007
Short name T93
Test name
Test status
Simulation time 2144453226 ps
CPU time 35.11 seconds
Started Jan 24 11:24:57 PM PST 24
Finished Jan 24 11:25:41 PM PST 24
Peak memory 146528 kb
Host smart-97a372b2-d08f-4035-abd5-b8940a9dbd45
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1310485007 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 496.prim_prince_test.1310485007
Directory /workspace/496.prim_prince_test/latest

Test location /workspace/coverage/default/497.prim_prince_test.3284475324
Short name T140
Test name
Test status
Simulation time 2273201492 ps
CPU time 40.25 seconds
Started Jan 25 01:43:41 AM PST 24
Finished Jan 25 01:44:34 AM PST 24
Peak memory 146632 kb
Host smart-e1255248-c81d-41c0-b2c3-d7552b327539
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3284475324 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 497.prim_prince_test.3284475324
Directory /workspace/497.prim_prince_test/latest

Test location /workspace/coverage/default/498.prim_prince_test.4003340979
Short name T404
Test name
Test status
Simulation time 1135061944 ps
CPU time 19.45 seconds
Started Jan 24 11:24:54 PM PST 24
Finished Jan 24 11:25:20 PM PST 24
Peak memory 146524 kb
Host smart-24c14d17-a844-468e-9833-e70545ba92fa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4003340979 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 498.prim_prince_test.4003340979
Directory /workspace/498.prim_prince_test/latest

Test location /workspace/coverage/default/499.prim_prince_test.1868181465
Short name T131
Test name
Test status
Simulation time 2748454736 ps
CPU time 45.39 seconds
Started Jan 24 11:24:56 PM PST 24
Finished Jan 24 11:25:53 PM PST 24
Peak memory 146592 kb
Host smart-547497cb-09ba-4290-bc26-308764380d28
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1868181465 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 499.prim_prince_test.1868181465
Directory /workspace/499.prim_prince_test/latest

Test location /workspace/coverage/default/5.prim_prince_test.120534192
Short name T255
Test name
Test status
Simulation time 1170055073 ps
CPU time 20.27 seconds
Started Jan 24 11:16:21 PM PST 24
Finished Jan 24 11:16:47 PM PST 24
Peak memory 145576 kb
Host smart-1f93cab2-b96f-438b-b465-57c9a87dd8f4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=120534192 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 5.prim_prince_test.120534192
Directory /workspace/5.prim_prince_test/latest

Test location /workspace/coverage/default/50.prim_prince_test.3864451568
Short name T408
Test name
Test status
Simulation time 2020608171 ps
CPU time 33.1 seconds
Started Jan 24 11:17:01 PM PST 24
Finished Jan 24 11:17:45 PM PST 24
Peak memory 146532 kb
Host smart-2b89a014-56a4-4f60-97bf-6e61eb6ef96f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3864451568 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 50.prim_prince_test.3864451568
Directory /workspace/50.prim_prince_test/latest

Test location /workspace/coverage/default/51.prim_prince_test.1672388677
Short name T319
Test name
Test status
Simulation time 3226493026 ps
CPU time 55.32 seconds
Started Jan 24 11:17:00 PM PST 24
Finished Jan 24 11:18:11 PM PST 24
Peak memory 146608 kb
Host smart-a9a1adb6-fe1b-4333-a298-a9a5df8141e7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1672388677 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 51.prim_prince_test.1672388677
Directory /workspace/51.prim_prince_test/latest

Test location /workspace/coverage/default/52.prim_prince_test.2094620781
Short name T125
Test name
Test status
Simulation time 3581459299 ps
CPU time 60.69 seconds
Started Jan 24 11:17:00 PM PST 24
Finished Jan 24 11:18:19 PM PST 24
Peak memory 146620 kb
Host smart-4b3ded6e-2156-41ee-87a4-fa733a4e323b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2094620781 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 52.prim_prince_test.2094620781
Directory /workspace/52.prim_prince_test/latest

Test location /workspace/coverage/default/53.prim_prince_test.47853429
Short name T326
Test name
Test status
Simulation time 3636253901 ps
CPU time 63.01 seconds
Started Jan 24 11:17:03 PM PST 24
Finished Jan 24 11:18:25 PM PST 24
Peak memory 146604 kb
Host smart-6c905545-7a43-4dc1-a7ac-fe61473137ab
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=47853429 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 53.prim_prince_test.47853429
Directory /workspace/53.prim_prince_test/latest

Test location /workspace/coverage/default/54.prim_prince_test.1824795694
Short name T127
Test name
Test status
Simulation time 2799697175 ps
CPU time 47.03 seconds
Started Jan 24 11:16:59 PM PST 24
Finished Jan 24 11:17:59 PM PST 24
Peak memory 146608 kb
Host smart-9d511204-97ad-4641-84d3-c01b30d0283c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1824795694 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 54.prim_prince_test.1824795694
Directory /workspace/54.prim_prince_test/latest

Test location /workspace/coverage/default/55.prim_prince_test.3835600155
Short name T348
Test name
Test status
Simulation time 2709787816 ps
CPU time 46.92 seconds
Started Jan 24 11:17:00 PM PST 24
Finished Jan 24 11:18:02 PM PST 24
Peak memory 146608 kb
Host smart-0246726b-332e-4178-82f8-32b086857f0a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3835600155 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 55.prim_prince_test.3835600155
Directory /workspace/55.prim_prince_test/latest

Test location /workspace/coverage/default/56.prim_prince_test.2299401079
Short name T459
Test name
Test status
Simulation time 1402847016 ps
CPU time 24.15 seconds
Started Jan 24 11:16:59 PM PST 24
Finished Jan 24 11:17:34 PM PST 24
Peak memory 146528 kb
Host smart-2a5139fa-60e5-44fa-a486-7a42f3c1f317
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2299401079 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 56.prim_prince_test.2299401079
Directory /workspace/56.prim_prince_test/latest

Test location /workspace/coverage/default/57.prim_prince_test.3212186175
Short name T472
Test name
Test status
Simulation time 1659038454 ps
CPU time 28.1 seconds
Started Jan 24 11:17:23 PM PST 24
Finished Jan 24 11:17:59 PM PST 24
Peak memory 146488 kb
Host smart-9847a95a-1efd-401a-a255-5396ef07b0c0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3212186175 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 57.prim_prince_test.3212186175
Directory /workspace/57.prim_prince_test/latest

Test location /workspace/coverage/default/58.prim_prince_test.853566785
Short name T446
Test name
Test status
Simulation time 1746065819 ps
CPU time 29.22 seconds
Started Jan 24 11:17:15 PM PST 24
Finished Jan 24 11:17:51 PM PST 24
Peak memory 146524 kb
Host smart-7bd3476c-c3a4-4563-b677-61d581ab20d6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=853566785 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 58.prim_prince_test.853566785
Directory /workspace/58.prim_prince_test/latest

Test location /workspace/coverage/default/59.prim_prince_test.3663826440
Short name T367
Test name
Test status
Simulation time 1425021932 ps
CPU time 23.89 seconds
Started Jan 24 11:17:23 PM PST 24
Finished Jan 24 11:17:53 PM PST 24
Peak memory 146488 kb
Host smart-149f0898-38ae-4dec-a5b9-dd1bbcb50f3e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3663826440 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 59.prim_prince_test.3663826440
Directory /workspace/59.prim_prince_test/latest

Test location /workspace/coverage/default/6.prim_prince_test.4012291495
Short name T108
Test name
Test status
Simulation time 2264087966 ps
CPU time 37.68 seconds
Started Jan 24 11:16:22 PM PST 24
Finished Jan 24 11:17:10 PM PST 24
Peak memory 146536 kb
Host smart-9d43490f-f70c-48d1-a4ed-c5764c0bc165
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4012291495 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 6.prim_prince_test.4012291495
Directory /workspace/6.prim_prince_test/latest

Test location /workspace/coverage/default/60.prim_prince_test.625695074
Short name T288
Test name
Test status
Simulation time 1669772929 ps
CPU time 28.1 seconds
Started Jan 24 11:17:23 PM PST 24
Finished Jan 24 11:17:59 PM PST 24
Peak memory 146480 kb
Host smart-dabf6131-091d-4663-8fdf-e312fab593d0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=625695074 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 60.prim_prince_test.625695074
Directory /workspace/60.prim_prince_test/latest

Test location /workspace/coverage/default/61.prim_prince_test.2706524054
Short name T440
Test name
Test status
Simulation time 1957031912 ps
CPU time 32.92 seconds
Started Jan 24 11:17:23 PM PST 24
Finished Jan 24 11:18:05 PM PST 24
Peak memory 146488 kb
Host smart-d7af145a-e615-4f3f-8a81-ff665b09d441
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2706524054 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 61.prim_prince_test.2706524054
Directory /workspace/61.prim_prince_test/latest

Test location /workspace/coverage/default/62.prim_prince_test.140104020
Short name T1
Test name
Test status
Simulation time 3499988326 ps
CPU time 58.92 seconds
Started Jan 24 11:17:23 PM PST 24
Finished Jan 24 11:18:36 PM PST 24
Peak memory 146544 kb
Host smart-a9561605-9950-4e38-99cb-564b0404236b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=140104020 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 62.prim_prince_test.140104020
Directory /workspace/62.prim_prince_test/latest

Test location /workspace/coverage/default/63.prim_prince_test.467786892
Short name T315
Test name
Test status
Simulation time 2647678628 ps
CPU time 44.35 seconds
Started Jan 24 11:17:14 PM PST 24
Finished Jan 24 11:18:09 PM PST 24
Peak memory 146588 kb
Host smart-717896e2-bfd9-49ce-8226-d845ddde11ac
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=467786892 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 63.prim_prince_test.467786892
Directory /workspace/63.prim_prince_test/latest

Test location /workspace/coverage/default/64.prim_prince_test.405687276
Short name T3
Test name
Test status
Simulation time 3217295353 ps
CPU time 52.63 seconds
Started Jan 24 11:17:16 PM PST 24
Finished Jan 24 11:18:20 PM PST 24
Peak memory 146568 kb
Host smart-90737ccc-0620-4133-99a9-a69cd6fe5b0b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=405687276 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 64.prim_prince_test.405687276
Directory /workspace/64.prim_prince_test/latest

Test location /workspace/coverage/default/65.prim_prince_test.2070216196
Short name T403
Test name
Test status
Simulation time 2124064772 ps
CPU time 37 seconds
Started Jan 24 11:17:17 PM PST 24
Finished Jan 24 11:18:03 PM PST 24
Peak memory 146520 kb
Host smart-a2a51c7a-1999-4914-a9e3-3760d462efcc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2070216196 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 65.prim_prince_test.2070216196
Directory /workspace/65.prim_prince_test/latest

Test location /workspace/coverage/default/66.prim_prince_test.3754630075
Short name T494
Test name
Test status
Simulation time 2704966345 ps
CPU time 45.88 seconds
Started Jan 24 11:17:09 PM PST 24
Finished Jan 24 11:18:06 PM PST 24
Peak memory 146620 kb
Host smart-0ac4bc65-fcd9-4389-b726-92e412aafaec
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3754630075 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 66.prim_prince_test.3754630075
Directory /workspace/66.prim_prince_test/latest

Test location /workspace/coverage/default/67.prim_prince_test.903306030
Short name T238
Test name
Test status
Simulation time 2275962317 ps
CPU time 38.54 seconds
Started Jan 24 11:17:15 PM PST 24
Finished Jan 24 11:18:04 PM PST 24
Peak memory 146584 kb
Host smart-74f2b315-c4f8-4412-ba85-116c765023d8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=903306030 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 67.prim_prince_test.903306030
Directory /workspace/67.prim_prince_test/latest

Test location /workspace/coverage/default/68.prim_prince_test.2246645414
Short name T364
Test name
Test status
Simulation time 2480830045 ps
CPU time 42.5 seconds
Started Jan 24 11:17:17 PM PST 24
Finished Jan 24 11:18:10 PM PST 24
Peak memory 146588 kb
Host smart-afcd1e0a-1de9-446f-a1a1-8f78a249422e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2246645414 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 68.prim_prince_test.2246645414
Directory /workspace/68.prim_prince_test/latest

Test location /workspace/coverage/default/69.prim_prince_test.2863285421
Short name T437
Test name
Test status
Simulation time 3529830739 ps
CPU time 59.68 seconds
Started Jan 24 11:17:25 PM PST 24
Finished Jan 24 11:18:39 PM PST 24
Peak memory 146552 kb
Host smart-2ca3cc3b-6579-4665-9023-3f0e8376df9b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2863285421 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 69.prim_prince_test.2863285421
Directory /workspace/69.prim_prince_test/latest

Test location /workspace/coverage/default/7.prim_prince_test.595071717
Short name T334
Test name
Test status
Simulation time 2127041154 ps
CPU time 36.22 seconds
Started Jan 24 11:16:22 PM PST 24
Finished Jan 24 11:17:08 PM PST 24
Peak memory 146472 kb
Host smart-8da7bed5-76f7-4048-adda-1dfb1d713f95
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=595071717 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 7.prim_prince_test.595071717
Directory /workspace/7.prim_prince_test/latest

Test location /workspace/coverage/default/70.prim_prince_test.3070197492
Short name T387
Test name
Test status
Simulation time 1031794458 ps
CPU time 17.35 seconds
Started Jan 24 11:17:14 PM PST 24
Finished Jan 24 11:17:36 PM PST 24
Peak memory 146528 kb
Host smart-e78cac82-6c76-45ad-a7c1-14cf777bd56e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3070197492 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 70.prim_prince_test.3070197492
Directory /workspace/70.prim_prince_test/latest

Test location /workspace/coverage/default/71.prim_prince_test.563979985
Short name T36
Test name
Test status
Simulation time 1265613685 ps
CPU time 21.07 seconds
Started Jan 24 11:17:36 PM PST 24
Finished Jan 24 11:18:02 PM PST 24
Peak memory 146504 kb
Host smart-22c4b7b5-331c-4eb6-8a0f-14f93c3b0b02
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=563979985 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 71.prim_prince_test.563979985
Directory /workspace/71.prim_prince_test/latest

Test location /workspace/coverage/default/72.prim_prince_test.2435393586
Short name T427
Test name
Test status
Simulation time 901237914 ps
CPU time 14.54 seconds
Started Jan 24 11:17:28 PM PST 24
Finished Jan 24 11:17:46 PM PST 24
Peak memory 146480 kb
Host smart-72b36410-6587-4c15-8364-8feb8c5ad83b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2435393586 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 72.prim_prince_test.2435393586
Directory /workspace/72.prim_prince_test/latest

Test location /workspace/coverage/default/73.prim_prince_test.258360921
Short name T75
Test name
Test status
Simulation time 3214255658 ps
CPU time 55.15 seconds
Started Jan 24 11:17:27 PM PST 24
Finished Jan 24 11:18:36 PM PST 24
Peak memory 146620 kb
Host smart-eeaf9c00-ad2c-4af8-be1a-be96be23b744
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=258360921 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 73.prim_prince_test.258360921
Directory /workspace/73.prim_prince_test/latest

Test location /workspace/coverage/default/74.prim_prince_test.1315081157
Short name T263
Test name
Test status
Simulation time 2442248819 ps
CPU time 38.12 seconds
Started Jan 24 11:17:28 PM PST 24
Finished Jan 24 11:18:14 PM PST 24
Peak memory 146544 kb
Host smart-d2251c5f-4e6f-445e-b0f5-9d8c96edd973
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1315081157 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 74.prim_prince_test.1315081157
Directory /workspace/74.prim_prince_test/latest

Test location /workspace/coverage/default/75.prim_prince_test.1252493365
Short name T81
Test name
Test status
Simulation time 3634154761 ps
CPU time 59.48 seconds
Started Jan 24 11:17:36 PM PST 24
Finished Jan 24 11:18:48 PM PST 24
Peak memory 146576 kb
Host smart-4bc3c447-afb8-4df9-8b4b-9eefae25bd46
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1252493365 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 75.prim_prince_test.1252493365
Directory /workspace/75.prim_prince_test/latest

Test location /workspace/coverage/default/76.prim_prince_test.537195201
Short name T424
Test name
Test status
Simulation time 2016868420 ps
CPU time 33.23 seconds
Started Jan 24 11:17:36 PM PST 24
Finished Jan 24 11:18:16 PM PST 24
Peak memory 146512 kb
Host smart-86a8ba79-430a-45c3-9bda-6c50bfab056b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=537195201 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 76.prim_prince_test.537195201
Directory /workspace/76.prim_prince_test/latest

Test location /workspace/coverage/default/77.prim_prince_test.2108910288
Short name T388
Test name
Test status
Simulation time 1064367142 ps
CPU time 17.46 seconds
Started Jan 24 11:17:36 PM PST 24
Finished Jan 24 11:17:57 PM PST 24
Peak memory 146512 kb
Host smart-17fca41b-ac5c-4d0d-b99a-db0747c59a11
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2108910288 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 77.prim_prince_test.2108910288
Directory /workspace/77.prim_prince_test/latest

Test location /workspace/coverage/default/78.prim_prince_test.1113905009
Short name T133
Test name
Test status
Simulation time 1351872579 ps
CPU time 22.65 seconds
Started Jan 24 11:17:45 PM PST 24
Finished Jan 24 11:18:13 PM PST 24
Peak memory 146556 kb
Host smart-61e90a9c-f1c8-4620-bff0-b8616a9d2d29
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1113905009 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 78.prim_prince_test.1113905009
Directory /workspace/78.prim_prince_test/latest

Test location /workspace/coverage/default/79.prim_prince_test.979988522
Short name T291
Test name
Test status
Simulation time 1836119610 ps
CPU time 31.41 seconds
Started Jan 24 11:17:38 PM PST 24
Finished Jan 24 11:18:18 PM PST 24
Peak memory 146548 kb
Host smart-f8779b5e-7ea2-48a3-93eb-f88a39cfb674
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=979988522 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 79.prim_prince_test.979988522
Directory /workspace/79.prim_prince_test/latest

Test location /workspace/coverage/default/8.prim_prince_test.3142542427
Short name T314
Test name
Test status
Simulation time 2994712090 ps
CPU time 49.65 seconds
Started Jan 24 11:16:29 PM PST 24
Finished Jan 24 11:17:30 PM PST 24
Peak memory 146568 kb
Host smart-6aee1fd5-28f7-47ed-8483-3a272359b8cf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3142542427 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 8.prim_prince_test.3142542427
Directory /workspace/8.prim_prince_test/latest

Test location /workspace/coverage/default/80.prim_prince_test.3591055869
Short name T141
Test name
Test status
Simulation time 1560396342 ps
CPU time 24.58 seconds
Started Jan 24 11:17:54 PM PST 24
Finished Jan 24 11:18:24 PM PST 24
Peak memory 146472 kb
Host smart-23582997-b3dd-4202-a269-f4fcd18916ee
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3591055869 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 80.prim_prince_test.3591055869
Directory /workspace/80.prim_prince_test/latest

Test location /workspace/coverage/default/81.prim_prince_test.2266770216
Short name T45
Test name
Test status
Simulation time 897224585 ps
CPU time 15.23 seconds
Started Jan 24 11:17:55 PM PST 24
Finished Jan 24 11:18:14 PM PST 24
Peak memory 146532 kb
Host smart-8ea928ee-c1da-4067-89d2-0cb1e907274f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2266770216 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 81.prim_prince_test.2266770216
Directory /workspace/81.prim_prince_test/latest

Test location /workspace/coverage/default/82.prim_prince_test.3426498045
Short name T145
Test name
Test status
Simulation time 2486419191 ps
CPU time 42.56 seconds
Started Jan 24 11:17:52 PM PST 24
Finished Jan 24 11:18:46 PM PST 24
Peak memory 146608 kb
Host smart-0023a0bb-e11f-480d-9f62-11a8ccd0ca28
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3426498045 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 82.prim_prince_test.3426498045
Directory /workspace/82.prim_prince_test/latest

Test location /workspace/coverage/default/83.prim_prince_test.2735286163
Short name T330
Test name
Test status
Simulation time 1179784085 ps
CPU time 20.06 seconds
Started Jan 24 11:17:55 PM PST 24
Finished Jan 24 11:18:20 PM PST 24
Peak memory 146544 kb
Host smart-62d0cd60-4026-4660-ad2d-cd8c09bc4826
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2735286163 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 83.prim_prince_test.2735286163
Directory /workspace/83.prim_prince_test/latest

Test location /workspace/coverage/default/84.prim_prince_test.335679332
Short name T85
Test name
Test status
Simulation time 3475198534 ps
CPU time 59.4 seconds
Started Jan 24 11:18:15 PM PST 24
Finished Jan 24 11:19:37 PM PST 24
Peak memory 146584 kb
Host smart-e9a14082-9028-4f6d-b470-78a8b1ee62a8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=335679332 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 84.prim_prince_test.335679332
Directory /workspace/84.prim_prince_test/latest

Test location /workspace/coverage/default/85.prim_prince_test.4087544034
Short name T239
Test name
Test status
Simulation time 2568004551 ps
CPU time 43.59 seconds
Started Jan 24 11:18:17 PM PST 24
Finished Jan 24 11:19:17 PM PST 24
Peak memory 146620 kb
Host smart-dbdee727-8d3c-42c5-8248-df7054973c4b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4087544034 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 85.prim_prince_test.4087544034
Directory /workspace/85.prim_prince_test/latest

Test location /workspace/coverage/default/86.prim_prince_test.1645384328
Short name T80
Test name
Test status
Simulation time 2558812541 ps
CPU time 43.12 seconds
Started Jan 24 11:18:14 PM PST 24
Finished Jan 24 11:19:11 PM PST 24
Peak memory 146564 kb
Host smart-556580af-d4c4-4edb-8fc9-002a85cafac4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1645384328 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 86.prim_prince_test.1645384328
Directory /workspace/86.prim_prince_test/latest

Test location /workspace/coverage/default/87.prim_prince_test.383003028
Short name T76
Test name
Test status
Simulation time 2359004781 ps
CPU time 40.65 seconds
Started Jan 24 11:18:15 PM PST 24
Finished Jan 24 11:19:14 PM PST 24
Peak memory 146584 kb
Host smart-a62deb6a-551b-4b59-ba1f-8136920608e2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=383003028 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 87.prim_prince_test.383003028
Directory /workspace/87.prim_prince_test/latest

Test location /workspace/coverage/default/88.prim_prince_test.2382521161
Short name T273
Test name
Test status
Simulation time 1682337655 ps
CPU time 28.79 seconds
Started Jan 24 11:18:15 PM PST 24
Finished Jan 24 11:18:57 PM PST 24
Peak memory 146544 kb
Host smart-25d19a20-bef3-4b4b-874d-3e43f66e1a5e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2382521161 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 88.prim_prince_test.2382521161
Directory /workspace/88.prim_prince_test/latest

Test location /workspace/coverage/default/89.prim_prince_test.2985963750
Short name T163
Test name
Test status
Simulation time 2260662254 ps
CPU time 37.99 seconds
Started Jan 24 11:18:17 PM PST 24
Finished Jan 24 11:19:10 PM PST 24
Peak memory 146620 kb
Host smart-b9cb319d-b053-4036-a49e-c57a9c8f1128
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2985963750 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 89.prim_prince_test.2985963750
Directory /workspace/89.prim_prince_test/latest

Test location /workspace/coverage/default/9.prim_prince_test.160161319
Short name T369
Test name
Test status
Simulation time 3316319783 ps
CPU time 56.18 seconds
Started Jan 24 11:16:28 PM PST 24
Finished Jan 24 11:17:38 PM PST 24
Peak memory 146600 kb
Host smart-6940c0ad-5e05-43d8-b79d-5c6c0bcca802
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=160161319 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 9.prim_prince_test.160161319
Directory /workspace/9.prim_prince_test/latest

Test location /workspace/coverage/default/90.prim_prince_test.1302384988
Short name T422
Test name
Test status
Simulation time 3650201207 ps
CPU time 63.19 seconds
Started Jan 24 11:18:16 PM PST 24
Finished Jan 24 11:19:42 PM PST 24
Peak memory 146620 kb
Host smart-04d087d5-d0be-4da3-9ffa-3980794862f5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1302384988 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 90.prim_prince_test.1302384988
Directory /workspace/90.prim_prince_test/latest

Test location /workspace/coverage/default/91.prim_prince_test.3134750539
Short name T166
Test name
Test status
Simulation time 934191473 ps
CPU time 16.35 seconds
Started Jan 24 11:18:11 PM PST 24
Finished Jan 24 11:18:38 PM PST 24
Peak memory 146488 kb
Host smart-38518140-571a-4d9e-881e-dc21abdc7f69
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3134750539 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 91.prim_prince_test.3134750539
Directory /workspace/91.prim_prince_test/latest

Test location /workspace/coverage/default/92.prim_prince_test.560281072
Short name T38
Test name
Test status
Simulation time 3026813987 ps
CPU time 49.79 seconds
Started Jan 24 11:18:14 PM PST 24
Finished Jan 24 11:19:22 PM PST 24
Peak memory 146592 kb
Host smart-f7ba202e-276b-4284-be4a-3d89cdb7b388
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=560281072 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 92.prim_prince_test.560281072
Directory /workspace/92.prim_prince_test/latest

Test location /workspace/coverage/default/93.prim_prince_test.2633118949
Short name T457
Test name
Test status
Simulation time 2927471775 ps
CPU time 49.5 seconds
Started Jan 24 11:18:14 PM PST 24
Finished Jan 24 11:19:21 PM PST 24
Peak memory 146564 kb
Host smart-7b169703-981b-4c48-8659-5c9590257d9e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2633118949 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 93.prim_prince_test.2633118949
Directory /workspace/93.prim_prince_test/latest

Test location /workspace/coverage/default/94.prim_prince_test.1550432093
Short name T171
Test name
Test status
Simulation time 2901211020 ps
CPU time 50.89 seconds
Started Jan 24 11:18:15 PM PST 24
Finished Jan 24 11:19:25 PM PST 24
Peak memory 146608 kb
Host smart-7dfdbcb3-f0e4-45fa-94ec-53e973f582fc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1550432093 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 94.prim_prince_test.1550432093
Directory /workspace/94.prim_prince_test/latest

Test location /workspace/coverage/default/95.prim_prince_test.757919153
Short name T39
Test name
Test status
Simulation time 2540910041 ps
CPU time 43.37 seconds
Started Jan 24 11:18:17 PM PST 24
Finished Jan 24 11:19:17 PM PST 24
Peak memory 146612 kb
Host smart-935b15cc-f2b5-482f-90a1-a5fc6f34beba
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=757919153 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 95.prim_prince_test.757919153
Directory /workspace/95.prim_prince_test/latest

Test location /workspace/coverage/default/96.prim_prince_test.3470700374
Short name T178
Test name
Test status
Simulation time 3081415325 ps
CPU time 48.81 seconds
Started Jan 24 11:18:14 PM PST 24
Finished Jan 24 11:19:16 PM PST 24
Peak memory 146576 kb
Host smart-1383b86b-21d5-4ba0-bbc8-e29379675374
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3470700374 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 96.prim_prince_test.3470700374
Directory /workspace/96.prim_prince_test/latest

Test location /workspace/coverage/default/97.prim_prince_test.2316221268
Short name T379
Test name
Test status
Simulation time 1745996683 ps
CPU time 29.14 seconds
Started Jan 24 11:18:35 PM PST 24
Finished Jan 24 11:19:12 PM PST 24
Peak memory 146556 kb
Host smart-c3af104f-41d0-408a-87cf-0882aeb4a783
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2316221268 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 97.prim_prince_test.2316221268
Directory /workspace/97.prim_prince_test/latest

Test location /workspace/coverage/default/98.prim_prince_test.2552456874
Short name T496
Test name
Test status
Simulation time 3377654018 ps
CPU time 57.32 seconds
Started Jan 24 11:18:38 PM PST 24
Finished Jan 24 11:19:49 PM PST 24
Peak memory 146592 kb
Host smart-5815faaa-42aa-443b-9ce1-ddf240083640
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2552456874 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 98.prim_prince_test.2552456874
Directory /workspace/98.prim_prince_test/latest

Test location /workspace/coverage/default/99.prim_prince_test.1594218615
Short name T65
Test name
Test status
Simulation time 2572722947 ps
CPU time 44.16 seconds
Started Jan 24 11:18:39 PM PST 24
Finished Jan 24 11:19:34 PM PST 24
Peak memory 146592 kb
Host smart-572252bd-c92a-487e-b722-5e3a5585c4b9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1594218615 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 99.prim_prince_test.1594218615
Directory /workspace/99.prim_prince_test/latest
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%