Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00 100.00


Total test records in report: 500
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html
T251 /workspace/coverage/default/50.prim_prince_test.1529003792 Jun 11 12:25:42 PM PDT 24 Jun 11 12:26:23 PM PDT 24 2096176459 ps
T252 /workspace/coverage/default/286.prim_prince_test.2912733206 Jun 11 12:26:15 PM PDT 24 Jun 11 12:27:15 PM PDT 24 3020870866 ps
T253 /workspace/coverage/default/229.prim_prince_test.4043085762 Jun 11 12:26:00 PM PDT 24 Jun 11 12:27:15 PM PDT 24 3727793686 ps
T254 /workspace/coverage/default/195.prim_prince_test.860038449 Jun 11 12:26:05 PM PDT 24 Jun 11 12:26:36 PM PDT 24 1519204750 ps
T255 /workspace/coverage/default/176.prim_prince_test.4103063319 Jun 11 12:25:57 PM PDT 24 Jun 11 12:26:52 PM PDT 24 2717072990 ps
T256 /workspace/coverage/default/148.prim_prince_test.934971223 Jun 11 12:25:56 PM PDT 24 Jun 11 12:26:24 PM PDT 24 1452554082 ps
T257 /workspace/coverage/default/169.prim_prince_test.1039187896 Jun 11 12:25:56 PM PDT 24 Jun 11 12:26:56 PM PDT 24 3039494801 ps
T258 /workspace/coverage/default/155.prim_prince_test.2003786768 Jun 11 12:25:56 PM PDT 24 Jun 11 12:26:58 PM PDT 24 3180544740 ps
T259 /workspace/coverage/default/23.prim_prince_test.3084905003 Jun 11 12:25:36 PM PDT 24 Jun 11 12:25:59 PM PDT 24 1048795687 ps
T260 /workspace/coverage/default/203.prim_prince_test.1749109231 Jun 11 12:26:01 PM PDT 24 Jun 11 12:26:58 PM PDT 24 2748723332 ps
T261 /workspace/coverage/default/241.prim_prince_test.2924480742 Jun 11 12:26:00 PM PDT 24 Jun 11 12:26:44 PM PDT 24 2229955876 ps
T262 /workspace/coverage/default/51.prim_prince_test.795794944 Jun 11 12:25:37 PM PDT 24 Jun 11 12:26:39 PM PDT 24 3125535057 ps
T263 /workspace/coverage/default/90.prim_prince_test.2824297889 Jun 11 12:25:45 PM PDT 24 Jun 11 12:26:52 PM PDT 24 3482555136 ps
T264 /workspace/coverage/default/400.prim_prince_test.2158779975 Jun 11 12:26:31 PM PDT 24 Jun 11 12:27:31 PM PDT 24 2904032502 ps
T265 /workspace/coverage/default/398.prim_prince_test.2033118696 Jun 11 12:26:33 PM PDT 24 Jun 11 12:27:19 PM PDT 24 2209028646 ps
T266 /workspace/coverage/default/232.prim_prince_test.449670230 Jun 11 12:25:55 PM PDT 24 Jun 11 12:26:13 PM PDT 24 835856064 ps
T267 /workspace/coverage/default/405.prim_prince_test.2153305990 Jun 11 12:26:34 PM PDT 24 Jun 11 12:27:05 PM PDT 24 1488493991 ps
T268 /workspace/coverage/default/91.prim_prince_test.2381175862 Jun 11 12:25:44 PM PDT 24 Jun 11 12:26:11 PM PDT 24 1336691729 ps
T269 /workspace/coverage/default/124.prim_prince_test.1288251921 Jun 11 12:25:53 PM PDT 24 Jun 11 12:27:05 PM PDT 24 3723568501 ps
T270 /workspace/coverage/default/331.prim_prince_test.214180034 Jun 11 12:26:18 PM PDT 24 Jun 11 12:27:20 PM PDT 24 3182956744 ps
T271 /workspace/coverage/default/17.prim_prince_test.1590103601 Jun 11 12:25:34 PM PDT 24 Jun 11 12:26:23 PM PDT 24 2525052506 ps
T272 /workspace/coverage/default/469.prim_prince_test.812705118 Jun 11 12:26:57 PM PDT 24 Jun 11 12:28:01 PM PDT 24 3191064703 ps
T273 /workspace/coverage/default/252.prim_prince_test.2662680578 Jun 11 12:26:06 PM PDT 24 Jun 11 12:26:53 PM PDT 24 2404439709 ps
T274 /workspace/coverage/default/314.prim_prince_test.2704479270 Jun 11 12:26:14 PM PDT 24 Jun 11 12:27:05 PM PDT 24 2562234899 ps
T275 /workspace/coverage/default/34.prim_prince_test.1369842228 Jun 11 12:25:38 PM PDT 24 Jun 11 12:26:03 PM PDT 24 1235952348 ps
T276 /workspace/coverage/default/123.prim_prince_test.777622645 Jun 11 12:25:53 PM PDT 24 Jun 11 12:26:29 PM PDT 24 1853712555 ps
T277 /workspace/coverage/default/381.prim_prince_test.1430317758 Jun 11 12:26:23 PM PDT 24 Jun 11 12:27:13 PM PDT 24 2392842652 ps
T278 /workspace/coverage/default/287.prim_prince_test.651024449 Jun 11 12:26:06 PM PDT 24 Jun 11 12:26:33 PM PDT 24 1225662163 ps
T279 /workspace/coverage/default/475.prim_prince_test.354138994 Jun 11 12:26:57 PM PDT 24 Jun 11 12:27:38 PM PDT 24 2062008319 ps
T280 /workspace/coverage/default/228.prim_prince_test.2821717332 Jun 11 12:26:01 PM PDT 24 Jun 11 12:26:57 PM PDT 24 2736232259 ps
T281 /workspace/coverage/default/313.prim_prince_test.3162196974 Jun 11 12:26:17 PM PDT 24 Jun 11 12:27:26 PM PDT 24 3358550578 ps
T282 /workspace/coverage/default/216.prim_prince_test.2367876034 Jun 11 12:25:58 PM PDT 24 Jun 11 12:27:09 PM PDT 24 3736614401 ps
T283 /workspace/coverage/default/184.prim_prince_test.4268285045 Jun 11 12:26:01 PM PDT 24 Jun 11 12:26:59 PM PDT 24 2776585546 ps
T284 /workspace/coverage/default/257.prim_prince_test.930408735 Jun 11 12:26:13 PM PDT 24 Jun 11 12:27:17 PM PDT 24 3196310050 ps
T285 /workspace/coverage/default/391.prim_prince_test.4028049793 Jun 11 12:26:21 PM PDT 24 Jun 11 12:26:56 PM PDT 24 1579977417 ps
T286 /workspace/coverage/default/4.prim_prince_test.2060548320 Jun 11 12:25:22 PM PDT 24 Jun 11 12:26:30 PM PDT 24 3510336895 ps
T287 /workspace/coverage/default/418.prim_prince_test.1395502134 Jun 11 12:26:33 PM PDT 24 Jun 11 12:27:47 PM PDT 24 3656869870 ps
T288 /workspace/coverage/default/238.prim_prince_test.494073075 Jun 11 12:26:01 PM PDT 24 Jun 11 12:26:29 PM PDT 24 1279539366 ps
T289 /workspace/coverage/default/96.prim_prince_test.2657463191 Jun 11 12:25:43 PM PDT 24 Jun 11 12:26:20 PM PDT 24 1821050900 ps
T290 /workspace/coverage/default/247.prim_prince_test.4023290537 Jun 11 12:25:56 PM PDT 24 Jun 11 12:26:45 PM PDT 24 2316521815 ps
T291 /workspace/coverage/default/487.prim_prince_test.3828894064 Jun 11 12:26:58 PM PDT 24 Jun 11 12:27:59 PM PDT 24 3118382470 ps
T292 /workspace/coverage/default/70.prim_prince_test.1759515800 Jun 11 12:25:40 PM PDT 24 Jun 11 12:26:13 PM PDT 24 1576471760 ps
T293 /workspace/coverage/default/191.prim_prince_test.2587938814 Jun 11 12:26:00 PM PDT 24 Jun 11 12:26:42 PM PDT 24 2146255005 ps
T294 /workspace/coverage/default/453.prim_prince_test.3530423833 Jun 11 12:26:57 PM PDT 24 Jun 11 12:27:34 PM PDT 24 1860618619 ps
T295 /workspace/coverage/default/57.prim_prince_test.3726095070 Jun 11 12:25:40 PM PDT 24 Jun 11 12:26:27 PM PDT 24 2290313258 ps
T296 /workspace/coverage/default/213.prim_prince_test.432698810 Jun 11 12:25:58 PM PDT 24 Jun 11 12:26:54 PM PDT 24 2772043426 ps
T297 /workspace/coverage/default/414.prim_prince_test.3623841953 Jun 11 12:26:21 PM PDT 24 Jun 11 12:26:39 PM PDT 24 835367839 ps
T298 /workspace/coverage/default/53.prim_prince_test.3025704964 Jun 11 12:25:37 PM PDT 24 Jun 11 12:26:36 PM PDT 24 3078029325 ps
T299 /workspace/coverage/default/0.prim_prince_test.3010735665 Jun 11 12:25:40 PM PDT 24 Jun 11 12:26:04 PM PDT 24 1186899308 ps
T300 /workspace/coverage/default/259.prim_prince_test.1730717716 Jun 11 12:26:09 PM PDT 24 Jun 11 12:27:06 PM PDT 24 2891488406 ps
T301 /workspace/coverage/default/30.prim_prince_test.2070412455 Jun 11 12:25:32 PM PDT 24 Jun 11 12:26:08 PM PDT 24 1788671081 ps
T302 /workspace/coverage/default/302.prim_prince_test.67561871 Jun 11 12:26:06 PM PDT 24 Jun 11 12:26:36 PM PDT 24 1443840480 ps
T303 /workspace/coverage/default/227.prim_prince_test.2121215635 Jun 11 12:25:58 PM PDT 24 Jun 11 12:26:57 PM PDT 24 2989415799 ps
T304 /workspace/coverage/default/318.prim_prince_test.3898889726 Jun 11 12:26:13 PM PDT 24 Jun 11 12:27:08 PM PDT 24 2767681400 ps
T305 /workspace/coverage/default/170.prim_prince_test.3357826914 Jun 11 12:25:57 PM PDT 24 Jun 11 12:26:50 PM PDT 24 2649799521 ps
T306 /workspace/coverage/default/141.prim_prince_test.3427778507 Jun 11 12:25:51 PM PDT 24 Jun 11 12:26:56 PM PDT 24 3245391148 ps
T307 /workspace/coverage/default/135.prim_prince_test.1751917615 Jun 11 12:26:02 PM PDT 24 Jun 11 12:26:31 PM PDT 24 1364379425 ps
T308 /workspace/coverage/default/433.prim_prince_test.3884058677 Jun 11 12:26:20 PM PDT 24 Jun 11 12:27:34 PM PDT 24 3667170507 ps
T309 /workspace/coverage/default/428.prim_prince_test.1549753359 Jun 11 12:26:20 PM PDT 24 Jun 11 12:27:31 PM PDT 24 3748313532 ps
T310 /workspace/coverage/default/14.prim_prince_test.557355891 Jun 11 12:25:26 PM PDT 24 Jun 11 12:26:34 PM PDT 24 3558985268 ps
T311 /workspace/coverage/default/321.prim_prince_test.2674960033 Jun 11 12:26:16 PM PDT 24 Jun 11 12:26:38 PM PDT 24 1012439758 ps
T312 /workspace/coverage/default/364.prim_prince_test.2461821257 Jun 11 12:26:13 PM PDT 24 Jun 11 12:26:42 PM PDT 24 1404850689 ps
T313 /workspace/coverage/default/209.prim_prince_test.844346964 Jun 11 12:25:58 PM PDT 24 Jun 11 12:27:00 PM PDT 24 3051422644 ps
T314 /workspace/coverage/default/63.prim_prince_test.1168843040 Jun 11 12:25:40 PM PDT 24 Jun 11 12:26:48 PM PDT 24 3483490000 ps
T315 /workspace/coverage/default/143.prim_prince_test.4053209871 Jun 11 12:26:02 PM PDT 24 Jun 11 12:27:01 PM PDT 24 2833676037 ps
T316 /workspace/coverage/default/24.prim_prince_test.3125698272 Jun 11 12:25:29 PM PDT 24 Jun 11 12:26:27 PM PDT 24 2918206890 ps
T317 /workspace/coverage/default/295.prim_prince_test.1998996287 Jun 11 12:26:17 PM PDT 24 Jun 11 12:27:27 PM PDT 24 3451527869 ps
T318 /workspace/coverage/default/304.prim_prince_test.1826312595 Jun 11 12:26:05 PM PDT 24 Jun 11 12:27:01 PM PDT 24 2819251817 ps
T319 /workspace/coverage/default/276.prim_prince_test.1006600381 Jun 11 12:26:06 PM PDT 24 Jun 11 12:27:11 PM PDT 24 3325581924 ps
T320 /workspace/coverage/default/108.prim_prince_test.1961233508 Jun 11 12:25:41 PM PDT 24 Jun 11 12:26:17 PM PDT 24 1723775891 ps
T321 /workspace/coverage/default/354.prim_prince_test.1679053625 Jun 11 12:26:15 PM PDT 24 Jun 11 12:27:11 PM PDT 24 2620788787 ps
T322 /workspace/coverage/default/452.prim_prince_test.2487330948 Jun 11 12:26:42 PM PDT 24 Jun 11 12:27:01 PM PDT 24 936590343 ps
T323 /workspace/coverage/default/22.prim_prince_test.363670461 Jun 11 12:25:21 PM PDT 24 Jun 11 12:26:31 PM PDT 24 3695393808 ps
T324 /workspace/coverage/default/351.prim_prince_test.2322335144 Jun 11 12:26:16 PM PDT 24 Jun 11 12:27:10 PM PDT 24 2539379034 ps
T325 /workspace/coverage/default/271.prim_prince_test.4057532704 Jun 11 12:26:06 PM PDT 24 Jun 11 12:26:40 PM PDT 24 1626321656 ps
T326 /workspace/coverage/default/159.prim_prince_test.2262170978 Jun 11 12:25:58 PM PDT 24 Jun 11 12:26:47 PM PDT 24 2447540915 ps
T327 /workspace/coverage/default/498.prim_prince_test.2151402520 Jun 11 12:26:56 PM PDT 24 Jun 11 12:27:25 PM PDT 24 1551331007 ps
T328 /workspace/coverage/default/243.prim_prince_test.3686346991 Jun 11 12:26:01 PM PDT 24 Jun 11 12:26:42 PM PDT 24 2074098971 ps
T329 /workspace/coverage/default/3.prim_prince_test.3570570040 Jun 11 12:25:17 PM PDT 24 Jun 11 12:25:56 PM PDT 24 1942658552 ps
T330 /workspace/coverage/default/424.prim_prince_test.3584835105 Jun 11 12:26:24 PM PDT 24 Jun 11 12:27:07 PM PDT 24 2389019095 ps
T331 /workspace/coverage/default/437.prim_prince_test.1157056545 Jun 11 12:26:26 PM PDT 24 Jun 11 12:27:19 PM PDT 24 2692497169 ps
T332 /workspace/coverage/default/387.prim_prince_test.687418052 Jun 11 12:26:26 PM PDT 24 Jun 11 12:26:49 PM PDT 24 1034284347 ps
T333 /workspace/coverage/default/357.prim_prince_test.2831935140 Jun 11 12:26:16 PM PDT 24 Jun 11 12:27:06 PM PDT 24 2431590582 ps
T334 /workspace/coverage/default/217.prim_prince_test.628496980 Jun 11 12:26:00 PM PDT 24 Jun 11 12:26:28 PM PDT 24 1371702924 ps
T335 /workspace/coverage/default/242.prim_prince_test.3480463365 Jun 11 12:26:00 PM PDT 24 Jun 11 12:26:53 PM PDT 24 2609959432 ps
T336 /workspace/coverage/default/299.prim_prince_test.1911664838 Jun 11 12:26:10 PM PDT 24 Jun 11 12:26:37 PM PDT 24 1311234955 ps
T337 /workspace/coverage/default/27.prim_prince_test.1058059551 Jun 11 12:25:32 PM PDT 24 Jun 11 12:26:12 PM PDT 24 1978663025 ps
T338 /workspace/coverage/default/390.prim_prince_test.2935243137 Jun 11 12:26:27 PM PDT 24 Jun 11 12:27:18 PM PDT 24 2568822726 ps
T339 /workspace/coverage/default/310.prim_prince_test.911870555 Jun 11 12:26:17 PM PDT 24 Jun 11 12:27:15 PM PDT 24 2871359186 ps
T340 /workspace/coverage/default/358.prim_prince_test.1772970681 Jun 11 12:26:12 PM PDT 24 Jun 11 12:26:41 PM PDT 24 1386093847 ps
T341 /workspace/coverage/default/347.prim_prince_test.578928915 Jun 11 12:26:21 PM PDT 24 Jun 11 12:26:57 PM PDT 24 1760074669 ps
T342 /workspace/coverage/default/350.prim_prince_test.1142680528 Jun 11 12:26:26 PM PDT 24 Jun 11 12:27:33 PM PDT 24 3274054606 ps
T343 /workspace/coverage/default/392.prim_prince_test.315674355 Jun 11 12:26:31 PM PDT 24 Jun 11 12:27:04 PM PDT 24 1506003611 ps
T344 /workspace/coverage/default/33.prim_prince_test.2520309686 Jun 11 12:25:50 PM PDT 24 Jun 11 12:26:37 PM PDT 24 2477536850 ps
T345 /workspace/coverage/default/308.prim_prince_test.1447303333 Jun 11 12:26:10 PM PDT 24 Jun 11 12:26:55 PM PDT 24 2212013878 ps
T346 /workspace/coverage/default/375.prim_prince_test.1391473230 Jun 11 12:26:18 PM PDT 24 Jun 11 12:26:43 PM PDT 24 1224733412 ps
T347 /workspace/coverage/default/131.prim_prince_test.2457384361 Jun 11 12:25:54 PM PDT 24 Jun 11 12:27:04 PM PDT 24 3677470677 ps
T348 /workspace/coverage/default/330.prim_prince_test.2781423483 Jun 11 12:26:18 PM PDT 24 Jun 11 12:26:43 PM PDT 24 1223868799 ps
T349 /workspace/coverage/default/138.prim_prince_test.249553263 Jun 11 12:25:52 PM PDT 24 Jun 11 12:26:41 PM PDT 24 2393436889 ps
T350 /workspace/coverage/default/107.prim_prince_test.152952510 Jun 11 12:25:43 PM PDT 24 Jun 11 12:26:27 PM PDT 24 2321815446 ps
T351 /workspace/coverage/default/352.prim_prince_test.1344593229 Jun 11 12:26:11 PM PDT 24 Jun 11 12:27:19 PM PDT 24 3551797653 ps
T352 /workspace/coverage/default/185.prim_prince_test.2882421024 Jun 11 12:26:01 PM PDT 24 Jun 11 12:26:49 PM PDT 24 2392786644 ps
T353 /workspace/coverage/default/349.prim_prince_test.2580549451 Jun 11 12:26:21 PM PDT 24 Jun 11 12:26:44 PM PDT 24 1029499074 ps
T354 /workspace/coverage/default/235.prim_prince_test.3017632218 Jun 11 12:26:00 PM PDT 24 Jun 11 12:27:00 PM PDT 24 2983430703 ps
T355 /workspace/coverage/default/348.prim_prince_test.324958143 Jun 11 12:26:20 PM PDT 24 Jun 11 12:27:14 PM PDT 24 2647818997 ps
T356 /workspace/coverage/default/303.prim_prince_test.1266154942 Jun 11 12:26:07 PM PDT 24 Jun 11 12:26:48 PM PDT 24 2066136135 ps
T357 /workspace/coverage/default/346.prim_prince_test.3594196121 Jun 11 12:26:28 PM PDT 24 Jun 11 12:27:11 PM PDT 24 1956107920 ps
T358 /workspace/coverage/default/451.prim_prince_test.4088491292 Jun 11 12:26:41 PM PDT 24 Jun 11 12:27:17 PM PDT 24 1795666576 ps
T359 /workspace/coverage/default/385.prim_prince_test.3368516794 Jun 11 12:26:28 PM PDT 24 Jun 11 12:26:54 PM PDT 24 1150786095 ps
T360 /workspace/coverage/default/111.prim_prince_test.1872244943 Jun 11 12:25:44 PM PDT 24 Jun 11 12:26:02 PM PDT 24 822203873 ps
T361 /workspace/coverage/default/69.prim_prince_test.1366929321 Jun 11 12:25:44 PM PDT 24 Jun 11 12:26:14 PM PDT 24 1420285071 ps
T362 /workspace/coverage/default/116.prim_prince_test.223741497 Jun 11 12:25:43 PM PDT 24 Jun 11 12:26:19 PM PDT 24 1724974738 ps
T363 /workspace/coverage/default/441.prim_prince_test.1222940060 Jun 11 12:26:41 PM PDT 24 Jun 11 12:27:30 PM PDT 24 2504238906 ps
T364 /workspace/coverage/default/254.prim_prince_test.3134092651 Jun 11 12:26:14 PM PDT 24 Jun 11 12:26:48 PM PDT 24 1756066287 ps
T365 /workspace/coverage/default/312.prim_prince_test.1437762140 Jun 11 12:26:18 PM PDT 24 Jun 11 12:27:24 PM PDT 24 3233183758 ps
T366 /workspace/coverage/default/415.prim_prince_test.1845441261 Jun 11 12:26:34 PM PDT 24 Jun 11 12:27:30 PM PDT 24 2781735430 ps
T367 /workspace/coverage/default/35.prim_prince_test.1798916911 Jun 11 12:25:35 PM PDT 24 Jun 11 12:26:29 PM PDT 24 2747949339 ps
T368 /workspace/coverage/default/466.prim_prince_test.469235147 Jun 11 12:26:56 PM PDT 24 Jun 11 12:27:25 PM PDT 24 1422574474 ps
T369 /workspace/coverage/default/202.prim_prince_test.3303410317 Jun 11 12:26:06 PM PDT 24 Jun 11 12:27:07 PM PDT 24 3107000603 ps
T370 /workspace/coverage/default/311.prim_prince_test.1739500754 Jun 11 12:26:25 PM PDT 24 Jun 11 12:27:14 PM PDT 24 2375558082 ps
T371 /workspace/coverage/default/309.prim_prince_test.1251444647 Jun 11 12:26:17 PM PDT 24 Jun 11 12:27:19 PM PDT 24 3075801755 ps
T372 /workspace/coverage/default/84.prim_prince_test.3278038459 Jun 11 12:25:44 PM PDT 24 Jun 11 12:26:13 PM PDT 24 1422784490 ps
T373 /workspace/coverage/default/306.prim_prince_test.1473766243 Jun 11 12:26:17 PM PDT 24 Jun 11 12:27:25 PM PDT 24 3313424027 ps
T374 /workspace/coverage/default/98.prim_prince_test.3065816359 Jun 11 12:25:43 PM PDT 24 Jun 11 12:26:20 PM PDT 24 1870587268 ps
T375 /workspace/coverage/default/422.prim_prince_test.2461926965 Jun 11 12:26:32 PM PDT 24 Jun 11 12:27:24 PM PDT 24 2514762916 ps
T376 /workspace/coverage/default/470.prim_prince_test.3120237837 Jun 11 12:26:57 PM PDT 24 Jun 11 12:27:59 PM PDT 24 3170048637 ps
T377 /workspace/coverage/default/365.prim_prince_test.1067051332 Jun 11 12:26:06 PM PDT 24 Jun 11 12:26:27 PM PDT 24 997189576 ps
T378 /workspace/coverage/default/122.prim_prince_test.3441028560 Jun 11 12:25:56 PM PDT 24 Jun 11 12:26:30 PM PDT 24 1728013435 ps
T379 /workspace/coverage/default/1.prim_prince_test.2266258070 Jun 11 12:25:32 PM PDT 24 Jun 11 12:26:24 PM PDT 24 2664235236 ps
T380 /workspace/coverage/default/115.prim_prince_test.3669974653 Jun 11 12:25:45 PM PDT 24 Jun 11 12:26:24 PM PDT 24 1941531931 ps
T381 /workspace/coverage/default/291.prim_prince_test.1193328228 Jun 11 12:26:06 PM PDT 24 Jun 11 12:27:21 PM PDT 24 3624604978 ps
T382 /workspace/coverage/default/119.prim_prince_test.2800512765 Jun 11 12:26:01 PM PDT 24 Jun 11 12:26:57 PM PDT 24 2768959589 ps
T383 /workspace/coverage/default/420.prim_prince_test.2632737907 Jun 11 12:26:35 PM PDT 24 Jun 11 12:27:12 PM PDT 24 1800480564 ps
T384 /workspace/coverage/default/426.prim_prince_test.3188222471 Jun 11 12:26:29 PM PDT 24 Jun 11 12:27:42 PM PDT 24 3632681209 ps
T385 /workspace/coverage/default/165.prim_prince_test.3019098730 Jun 11 12:25:57 PM PDT 24 Jun 11 12:26:37 PM PDT 24 1935561431 ps
T386 /workspace/coverage/default/339.prim_prince_test.1049763377 Jun 11 12:26:25 PM PDT 24 Jun 11 12:27:03 PM PDT 24 1922941454 ps
T387 /workspace/coverage/default/483.prim_prince_test.446960280 Jun 11 12:26:57 PM PDT 24 Jun 11 12:27:23 PM PDT 24 1158317877 ps
T388 /workspace/coverage/default/300.prim_prince_test.1870919304 Jun 11 12:26:09 PM PDT 24 Jun 11 12:26:44 PM PDT 24 1899766945 ps
T389 /workspace/coverage/default/88.prim_prince_test.3053400132 Jun 11 12:25:44 PM PDT 24 Jun 11 12:26:42 PM PDT 24 2795050557 ps
T390 /workspace/coverage/default/315.prim_prince_test.3816698468 Jun 11 12:26:16 PM PDT 24 Jun 11 12:27:10 PM PDT 24 2647751146 ps
T391 /workspace/coverage/default/456.prim_prince_test.3718128064 Jun 11 12:26:58 PM PDT 24 Jun 11 12:27:41 PM PDT 24 2143060073 ps
T392 /workspace/coverage/default/396.prim_prince_test.3883822058 Jun 11 12:26:20 PM PDT 24 Jun 11 12:27:14 PM PDT 24 2722250348 ps
T393 /workspace/coverage/default/446.prim_prince_test.2965726034 Jun 11 12:26:41 PM PDT 24 Jun 11 12:27:30 PM PDT 24 2662865890 ps
T394 /workspace/coverage/default/226.prim_prince_test.119337954 Jun 11 12:25:58 PM PDT 24 Jun 11 12:26:52 PM PDT 24 2684242344 ps
T395 /workspace/coverage/default/334.prim_prince_test.1984601176 Jun 11 12:26:25 PM PDT 24 Jun 11 12:27:13 PM PDT 24 2400820332 ps
T396 /workspace/coverage/default/121.prim_prince_test.4180143217 Jun 11 12:25:52 PM PDT 24 Jun 11 12:26:49 PM PDT 24 2835429030 ps
T397 /workspace/coverage/default/94.prim_prince_test.4216748160 Jun 11 12:25:44 PM PDT 24 Jun 11 12:26:53 PM PDT 24 3376902279 ps
T398 /workspace/coverage/default/326.prim_prince_test.1774102686 Jun 11 12:26:17 PM PDT 24 Jun 11 12:27:11 PM PDT 24 2724407612 ps
T399 /workspace/coverage/default/480.prim_prince_test.664514555 Jun 11 12:26:59 PM PDT 24 Jun 11 12:27:30 PM PDT 24 1505570322 ps
T400 /workspace/coverage/default/322.prim_prince_test.3444803487 Jun 11 12:26:16 PM PDT 24 Jun 11 12:27:07 PM PDT 24 2499141856 ps
T401 /workspace/coverage/default/197.prim_prince_test.1199380525 Jun 11 12:25:55 PM PDT 24 Jun 11 12:27:01 PM PDT 24 3148809112 ps
T402 /workspace/coverage/default/205.prim_prince_test.4009476765 Jun 11 12:25:59 PM PDT 24 Jun 11 12:26:52 PM PDT 24 2631989779 ps
T403 /workspace/coverage/default/7.prim_prince_test.4153187174 Jun 11 12:25:32 PM PDT 24 Jun 11 12:25:55 PM PDT 24 1119819886 ps
T404 /workspace/coverage/default/404.prim_prince_test.1191707452 Jun 11 12:26:32 PM PDT 24 Jun 11 12:27:27 PM PDT 24 2700589542 ps
T405 /workspace/coverage/default/477.prim_prince_test.856361151 Jun 11 12:26:56 PM PDT 24 Jun 11 12:27:44 PM PDT 24 2433473075 ps
T406 /workspace/coverage/default/479.prim_prince_test.1993854987 Jun 11 12:26:57 PM PDT 24 Jun 11 12:27:21 PM PDT 24 1071387464 ps
T407 /workspace/coverage/default/245.prim_prince_test.2231875830 Jun 11 12:26:04 PM PDT 24 Jun 11 12:27:15 PM PDT 24 3631754202 ps
T408 /workspace/coverage/default/328.prim_prince_test.2489189182 Jun 11 12:26:16 PM PDT 24 Jun 11 12:26:43 PM PDT 24 1224061165 ps
T409 /workspace/coverage/default/234.prim_prince_test.2820296055 Jun 11 12:25:59 PM PDT 24 Jun 11 12:26:48 PM PDT 24 2525276890 ps
T410 /workspace/coverage/default/156.prim_prince_test.3615845665 Jun 11 12:25:58 PM PDT 24 Jun 11 12:26:20 PM PDT 24 989161153 ps
T411 /workspace/coverage/default/113.prim_prince_test.2403806268 Jun 11 12:25:44 PM PDT 24 Jun 11 12:26:53 PM PDT 24 3429454532 ps
T412 /workspace/coverage/default/370.prim_prince_test.768275219 Jun 11 12:26:16 PM PDT 24 Jun 11 12:26:56 PM PDT 24 2026242232 ps
T413 /workspace/coverage/default/248.prim_prince_test.3748559332 Jun 11 12:26:02 PM PDT 24 Jun 11 12:27:16 PM PDT 24 3681035910 ps
T414 /workspace/coverage/default/499.prim_prince_test.1795483663 Jun 11 12:26:59 PM PDT 24 Jun 11 12:28:03 PM PDT 24 3083368325 ps
T415 /workspace/coverage/default/366.prim_prince_test.152239734 Jun 11 12:26:17 PM PDT 24 Jun 11 12:27:10 PM PDT 24 2533969730 ps
T416 /workspace/coverage/default/160.prim_prince_test.1422524275 Jun 11 12:25:56 PM PDT 24 Jun 11 12:26:16 PM PDT 24 990140521 ps
T417 /workspace/coverage/default/448.prim_prince_test.2368326343 Jun 11 12:26:42 PM PDT 24 Jun 11 12:27:23 PM PDT 24 2029990885 ps
T418 /workspace/coverage/default/9.prim_prince_test.2023100789 Jun 11 12:25:21 PM PDT 24 Jun 11 12:26:16 PM PDT 24 2732660450 ps
T419 /workspace/coverage/default/337.prim_prince_test.1536464401 Jun 11 12:26:26 PM PDT 24 Jun 11 12:26:51 PM PDT 24 1124210574 ps
T420 /workspace/coverage/default/10.prim_prince_test.3312156988 Jun 11 12:25:22 PM PDT 24 Jun 11 12:25:48 PM PDT 24 1316570328 ps
T421 /workspace/coverage/default/269.prim_prince_test.325308547 Jun 11 12:26:07 PM PDT 24 Jun 11 12:26:27 PM PDT 24 939621399 ps
T422 /workspace/coverage/default/25.prim_prince_test.2235472410 Jun 11 12:25:22 PM PDT 24 Jun 11 12:26:12 PM PDT 24 2445452083 ps
T423 /workspace/coverage/default/82.prim_prince_test.928665304 Jun 11 12:25:43 PM PDT 24 Jun 11 12:26:03 PM PDT 24 899307701 ps
T424 /workspace/coverage/default/274.prim_prince_test.2698527770 Jun 11 12:26:13 PM PDT 24 Jun 11 12:26:33 PM PDT 24 973426331 ps
T425 /workspace/coverage/default/179.prim_prince_test.4112742785 Jun 11 12:26:01 PM PDT 24 Jun 11 12:27:14 PM PDT 24 3648756812 ps
T426 /workspace/coverage/default/395.prim_prince_test.2074018744 Jun 11 12:26:35 PM PDT 24 Jun 11 12:27:30 PM PDT 24 2770454862 ps
T427 /workspace/coverage/default/177.prim_prince_test.2297041355 Jun 11 12:25:55 PM PDT 24 Jun 11 12:26:16 PM PDT 24 998154155 ps
T428 /workspace/coverage/default/52.prim_prince_test.2662836561 Jun 11 12:25:39 PM PDT 24 Jun 11 12:26:03 PM PDT 24 1106027184 ps
T429 /workspace/coverage/default/336.prim_prince_test.3390124734 Jun 11 12:26:26 PM PDT 24 Jun 11 12:26:53 PM PDT 24 1240959269 ps
T430 /workspace/coverage/default/284.prim_prince_test.31010456 Jun 11 12:26:09 PM PDT 24 Jun 11 12:27:08 PM PDT 24 2914773283 ps
T431 /workspace/coverage/default/457.prim_prince_test.1833641248 Jun 11 12:26:56 PM PDT 24 Jun 11 12:27:20 PM PDT 24 1238218351 ps
T432 /workspace/coverage/default/393.prim_prince_test.2132244369 Jun 11 12:26:31 PM PDT 24 Jun 11 12:27:02 PM PDT 24 1390970202 ps
T433 /workspace/coverage/default/215.prim_prince_test.3490383696 Jun 11 12:25:58 PM PDT 24 Jun 11 12:26:51 PM PDT 24 2550784855 ps
T434 /workspace/coverage/default/403.prim_prince_test.782993089 Jun 11 12:26:32 PM PDT 24 Jun 11 12:27:15 PM PDT 24 2040503098 ps
T435 /workspace/coverage/default/161.prim_prince_test.2397199813 Jun 11 12:25:58 PM PDT 24 Jun 11 12:27:09 PM PDT 24 3635943581 ps
T436 /workspace/coverage/default/244.prim_prince_test.558245571 Jun 11 12:26:00 PM PDT 24 Jun 11 12:26:27 PM PDT 24 1319531149 ps
T437 /workspace/coverage/default/189.prim_prince_test.452074990 Jun 11 12:26:01 PM PDT 24 Jun 11 12:26:38 PM PDT 24 1767095487 ps
T438 /workspace/coverage/default/196.prim_prince_test.351470986 Jun 11 12:26:06 PM PDT 24 Jun 11 12:26:54 PM PDT 24 2414979767 ps
T439 /workspace/coverage/default/97.prim_prince_test.6567654 Jun 11 12:25:43 PM PDT 24 Jun 11 12:26:33 PM PDT 24 2582206727 ps
T440 /workspace/coverage/default/64.prim_prince_test.3305896631 Jun 11 12:25:40 PM PDT 24 Jun 11 12:26:17 PM PDT 24 1880923315 ps
T441 /workspace/coverage/default/225.prim_prince_test.3982892899 Jun 11 12:25:51 PM PDT 24 Jun 11 12:26:29 PM PDT 24 1926351582 ps
T442 /workspace/coverage/default/47.prim_prince_test.689491789 Jun 11 12:25:36 PM PDT 24 Jun 11 12:26:21 PM PDT 24 2474868154 ps
T443 /workspace/coverage/default/427.prim_prince_test.1740012660 Jun 11 12:26:28 PM PDT 24 Jun 11 12:27:37 PM PDT 24 3325821693 ps
T444 /workspace/coverage/default/109.prim_prince_test.3766515098 Jun 11 12:25:45 PM PDT 24 Jun 11 12:26:12 PM PDT 24 1283064391 ps
T445 /workspace/coverage/default/447.prim_prince_test.2618797687 Jun 11 12:26:41 PM PDT 24 Jun 11 12:27:03 PM PDT 24 1147942054 ps
T446 /workspace/coverage/default/450.prim_prince_test.3161402296 Jun 11 12:26:42 PM PDT 24 Jun 11 12:27:43 PM PDT 24 3255399821 ps
T447 /workspace/coverage/default/417.prim_prince_test.2447466680 Jun 11 12:26:33 PM PDT 24 Jun 11 12:27:46 PM PDT 24 3626952429 ps
T448 /workspace/coverage/default/2.prim_prince_test.1381858518 Jun 11 12:25:29 PM PDT 24 Jun 11 12:26:26 PM PDT 24 2754435393 ps
T449 /workspace/coverage/default/101.prim_prince_test.232217758 Jun 11 12:25:43 PM PDT 24 Jun 11 12:26:08 PM PDT 24 1245623910 ps
T450 /workspace/coverage/default/419.prim_prince_test.4243973023 Jun 11 12:26:30 PM PDT 24 Jun 11 12:27:33 PM PDT 24 3005994896 ps
T451 /workspace/coverage/default/187.prim_prince_test.674474616 Jun 11 12:26:01 PM PDT 24 Jun 11 12:26:57 PM PDT 24 2731417446 ps
T452 /workspace/coverage/default/67.prim_prince_test.1881829904 Jun 11 12:25:40 PM PDT 24 Jun 11 12:26:00 PM PDT 24 971894941 ps
T453 /workspace/coverage/default/157.prim_prince_test.2124609928 Jun 11 12:26:00 PM PDT 24 Jun 11 12:26:51 PM PDT 24 2509495651 ps
T454 /workspace/coverage/default/19.prim_prince_test.4086915795 Jun 11 12:25:32 PM PDT 24 Jun 11 12:25:51 PM PDT 24 888974290 ps
T455 /workspace/coverage/default/278.prim_prince_test.4119639777 Jun 11 12:26:13 PM PDT 24 Jun 11 12:26:58 PM PDT 24 2286334526 ps
T456 /workspace/coverage/default/49.prim_prince_test.964408995 Jun 11 12:25:41 PM PDT 24 Jun 11 12:26:33 PM PDT 24 2799101742 ps
T457 /workspace/coverage/default/397.prim_prince_test.1743797112 Jun 11 12:26:26 PM PDT 24 Jun 11 12:27:27 PM PDT 24 3108885357 ps
T458 /workspace/coverage/default/463.prim_prince_test.953287194 Jun 11 12:26:58 PM PDT 24 Jun 11 12:28:06 PM PDT 24 3409490254 ps
T459 /workspace/coverage/default/282.prim_prince_test.4179933467 Jun 11 12:26:06 PM PDT 24 Jun 11 12:27:09 PM PDT 24 3299029409 ps
T460 /workspace/coverage/default/77.prim_prince_test.744922339 Jun 11 12:25:41 PM PDT 24 Jun 11 12:25:59 PM PDT 24 877349435 ps
T461 /workspace/coverage/default/438.prim_prince_test.1072151568 Jun 11 12:26:23 PM PDT 24 Jun 11 12:27:10 PM PDT 24 2590026292 ps
T462 /workspace/coverage/default/166.prim_prince_test.1598519137 Jun 11 12:25:57 PM PDT 24 Jun 11 12:27:00 PM PDT 24 3280640426 ps
T463 /workspace/coverage/default/345.prim_prince_test.2002427151 Jun 11 12:26:26 PM PDT 24 Jun 11 12:26:46 PM PDT 24 887875389 ps
T464 /workspace/coverage/default/208.prim_prince_test.1400574095 Jun 11 12:25:59 PM PDT 24 Jun 11 12:26:24 PM PDT 24 1161728994 ps
T465 /workspace/coverage/default/320.prim_prince_test.1241738734 Jun 11 12:26:16 PM PDT 24 Jun 11 12:27:20 PM PDT 24 3269168033 ps
T466 /workspace/coverage/default/104.prim_prince_test.2385424086 Jun 11 12:25:44 PM PDT 24 Jun 11 12:26:44 PM PDT 24 3056216552 ps
T467 /workspace/coverage/default/175.prim_prince_test.2101586488 Jun 11 12:25:51 PM PDT 24 Jun 11 12:26:33 PM PDT 24 1970392311 ps
T468 /workspace/coverage/default/127.prim_prince_test.48524250 Jun 11 12:25:58 PM PDT 24 Jun 11 12:26:16 PM PDT 24 828548787 ps
T469 /workspace/coverage/default/265.prim_prince_test.133668637 Jun 11 12:26:10 PM PDT 24 Jun 11 12:27:16 PM PDT 24 3213165613 ps
T470 /workspace/coverage/default/220.prim_prince_test.3974144150 Jun 11 12:25:59 PM PDT 24 Jun 11 12:27:10 PM PDT 24 3504969703 ps
T471 /workspace/coverage/default/73.prim_prince_test.359506595 Jun 11 12:25:40 PM PDT 24 Jun 11 12:26:49 PM PDT 24 3456414308 ps
T472 /workspace/coverage/default/484.prim_prince_test.2788253259 Jun 11 12:26:56 PM PDT 24 Jun 11 12:27:47 PM PDT 24 2507110771 ps
T473 /workspace/coverage/default/301.prim_prince_test.285026842 Jun 11 12:26:17 PM PDT 24 Jun 11 12:26:36 PM PDT 24 847355420 ps
T474 /workspace/coverage/default/335.prim_prince_test.952867994 Jun 11 12:26:16 PM PDT 24 Jun 11 12:26:37 PM PDT 24 992204035 ps
T475 /workspace/coverage/default/118.prim_prince_test.2200201019 Jun 11 12:25:41 PM PDT 24 Jun 11 12:25:59 PM PDT 24 823292326 ps
T476 /workspace/coverage/default/180.prim_prince_test.1192314881 Jun 11 12:25:59 PM PDT 24 Jun 11 12:26:16 PM PDT 24 757244268 ps
T477 /workspace/coverage/default/356.prim_prince_test.624804555 Jun 11 12:26:20 PM PDT 24 Jun 11 12:27:35 PM PDT 24 3706954865 ps
T478 /workspace/coverage/default/106.prim_prince_test.3241346290 Jun 11 12:25:45 PM PDT 24 Jun 11 12:26:33 PM PDT 24 2499791204 ps
T479 /workspace/coverage/default/476.prim_prince_test.2803295432 Jun 11 12:26:57 PM PDT 24 Jun 11 12:27:18 PM PDT 24 975112884 ps
T480 /workspace/coverage/default/102.prim_prince_test.363769970 Jun 11 12:25:44 PM PDT 24 Jun 11 12:26:28 PM PDT 24 2175283575 ps
T481 /workspace/coverage/default/468.prim_prince_test.1216506655 Jun 11 12:26:56 PM PDT 24 Jun 11 12:27:49 PM PDT 24 2707741575 ps
T482 /workspace/coverage/default/266.prim_prince_test.2149103802 Jun 11 12:26:13 PM PDT 24 Jun 11 12:26:38 PM PDT 24 1279778135 ps
T483 /workspace/coverage/default/68.prim_prince_test.727437153 Jun 11 12:25:41 PM PDT 24 Jun 11 12:25:58 PM PDT 24 828915813 ps
T484 /workspace/coverage/default/267.prim_prince_test.2250281044 Jun 11 12:26:13 PM PDT 24 Jun 11 12:26:50 PM PDT 24 1791629502 ps
T485 /workspace/coverage/default/260.prim_prince_test.1902548131 Jun 11 12:26:10 PM PDT 24 Jun 11 12:26:56 PM PDT 24 2197124793 ps
T486 /workspace/coverage/default/36.prim_prince_test.3099067773 Jun 11 12:25:40 PM PDT 24 Jun 11 12:26:27 PM PDT 24 2330133368 ps
T487 /workspace/coverage/default/114.prim_prince_test.372790794 Jun 11 12:25:45 PM PDT 24 Jun 11 12:26:52 PM PDT 24 3361930518 ps
T488 /workspace/coverage/default/246.prim_prince_test.354951779 Jun 11 12:25:54 PM PDT 24 Jun 11 12:26:50 PM PDT 24 3123133916 ps
T489 /workspace/coverage/default/149.prim_prince_test.843850791 Jun 11 12:26:01 PM PDT 24 Jun 11 12:27:09 PM PDT 24 3530294958 ps
T490 /workspace/coverage/default/317.prim_prince_test.1813140813 Jun 11 12:26:18 PM PDT 24 Jun 11 12:27:09 PM PDT 24 2526961421 ps
T491 /workspace/coverage/default/145.prim_prince_test.1446767233 Jun 11 12:25:58 PM PDT 24 Jun 11 12:26:45 PM PDT 24 2400119096 ps
T492 /workspace/coverage/default/333.prim_prince_test.3281507401 Jun 11 12:26:19 PM PDT 24 Jun 11 12:27:17 PM PDT 24 2994763298 ps
T493 /workspace/coverage/default/429.prim_prince_test.2554075474 Jun 11 12:26:33 PM PDT 24 Jun 11 12:27:46 PM PDT 24 3656698775 ps
T494 /workspace/coverage/default/435.prim_prince_test.1433621365 Jun 11 12:26:27 PM PDT 24 Jun 11 12:26:45 PM PDT 24 799638161 ps
T495 /workspace/coverage/default/62.prim_prince_test.2437655914 Jun 11 12:25:34 PM PDT 24 Jun 11 12:26:32 PM PDT 24 2949364443 ps
T496 /workspace/coverage/default/39.prim_prince_test.1186594990 Jun 11 12:25:40 PM PDT 24 Jun 11 12:26:36 PM PDT 24 2756539988 ps
T497 /workspace/coverage/default/332.prim_prince_test.937131719 Jun 11 12:26:16 PM PDT 24 Jun 11 12:27:13 PM PDT 24 2967123178 ps
T498 /workspace/coverage/default/40.prim_prince_test.747762345 Jun 11 12:25:39 PM PDT 24 Jun 11 12:26:32 PM PDT 24 2792135934 ps
T499 /workspace/coverage/default/462.prim_prince_test.4255650437 Jun 11 12:26:57 PM PDT 24 Jun 11 12:28:04 PM PDT 24 3483343949 ps
T500 /workspace/coverage/default/231.prim_prince_test.79437902 Jun 11 12:26:01 PM PDT 24 Jun 11 12:27:04 PM PDT 24 3120464821 ps

Test location /workspace/coverage/default/154.prim_prince_test.4200249155
Short name T2
Test name
Test status
Simulation time 3549732004 ps
CPU time 57.66 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:27:13 PM PDT 24
Peak memory 146732 kb
Host smart-34592df6-6a0c-4a9a-89cf-044549ea2fd4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4200249155 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 154.prim_prince_test.4200249155
Directory /workspace/154.prim_prince_test/latest

Test location /workspace/coverage/default/0.prim_prince_test.3010735665
Short name T299
Test name
Test status
Simulation time 1186899308 ps
CPU time 19.25 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:04 PM PDT 24
Peak memory 146668 kb
Host smart-3aa7830e-2050-4e83-a49d-8f0a33366778
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3010735665 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 0.prim_prince_test.3010735665
Directory /workspace/0.prim_prince_test/latest

Test location /workspace/coverage/default/1.prim_prince_test.2266258070
Short name T379
Test name
Test status
Simulation time 2664235236 ps
CPU time 42.81 seconds
Started Jun 11 12:25:32 PM PDT 24
Finished Jun 11 12:26:24 PM PDT 24
Peak memory 146708 kb
Host smart-f4f4215b-89bd-49f4-82c5-a14118bb1ca2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2266258070 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 1.prim_prince_test.2266258070
Directory /workspace/1.prim_prince_test/latest

Test location /workspace/coverage/default/10.prim_prince_test.3312156988
Short name T420
Test name
Test status
Simulation time 1316570328 ps
CPU time 21.09 seconds
Started Jun 11 12:25:22 PM PDT 24
Finished Jun 11 12:25:48 PM PDT 24
Peak memory 146648 kb
Host smart-94fb4e93-ccf0-4206-8f22-e6e8c222f7d0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3312156988 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 10.prim_prince_test.3312156988
Directory /workspace/10.prim_prince_test/latest

Test location /workspace/coverage/default/100.prim_prince_test.549562198
Short name T88
Test name
Test status
Simulation time 3319991063 ps
CPU time 52.69 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:47 PM PDT 24
Peak memory 146752 kb
Host smart-796d5b31-a195-4d02-9bf7-5253aee709a0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=549562198 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 100.prim_prince_test.549562198
Directory /workspace/100.prim_prince_test/latest

Test location /workspace/coverage/default/101.prim_prince_test.232217758
Short name T449
Test name
Test status
Simulation time 1245623910 ps
CPU time 19.94 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:08 PM PDT 24
Peak memory 146688 kb
Host smart-e9f13420-cddc-4bb7-a53f-8ce2e9d66ca0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=232217758 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 101.prim_prince_test.232217758
Directory /workspace/101.prim_prince_test/latest

Test location /workspace/coverage/default/102.prim_prince_test.363769970
Short name T480
Test name
Test status
Simulation time 2175283575 ps
CPU time 34.82 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:28 PM PDT 24
Peak memory 146692 kb
Host smart-e8310b76-7886-462e-bb50-ba84af06c6f4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=363769970 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 102.prim_prince_test.363769970
Directory /workspace/102.prim_prince_test/latest

Test location /workspace/coverage/default/103.prim_prince_test.3400269054
Short name T59
Test name
Test status
Simulation time 1130168026 ps
CPU time 18.21 seconds
Started Jun 11 12:25:42 PM PDT 24
Finished Jun 11 12:26:04 PM PDT 24
Peak memory 146624 kb
Host smart-dc82855e-fb7f-4eda-b223-f7c93026183b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3400269054 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 103.prim_prince_test.3400269054
Directory /workspace/103.prim_prince_test/latest

Test location /workspace/coverage/default/104.prim_prince_test.2385424086
Short name T466
Test name
Test status
Simulation time 3056216552 ps
CPU time 48.9 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:44 PM PDT 24
Peak memory 146748 kb
Host smart-92d273bd-0999-4ae9-81eb-d96c765e342b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2385424086 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 104.prim_prince_test.2385424086
Directory /workspace/104.prim_prince_test/latest

Test location /workspace/coverage/default/105.prim_prince_test.2923084071
Short name T45
Test name
Test status
Simulation time 2787234336 ps
CPU time 43.91 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:37 PM PDT 24
Peak memory 146748 kb
Host smart-c6e8bda7-366b-46dd-ae41-d83aa8e3b8e5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2923084071 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 105.prim_prince_test.2923084071
Directory /workspace/105.prim_prince_test/latest

Test location /workspace/coverage/default/106.prim_prince_test.3241346290
Short name T478
Test name
Test status
Simulation time 2499791204 ps
CPU time 39.06 seconds
Started Jun 11 12:25:45 PM PDT 24
Finished Jun 11 12:26:33 PM PDT 24
Peak memory 146688 kb
Host smart-9ec48eaf-9140-424c-b2c2-628cee17a764
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3241346290 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 106.prim_prince_test.3241346290
Directory /workspace/106.prim_prince_test/latest

Test location /workspace/coverage/default/107.prim_prince_test.152952510
Short name T350
Test name
Test status
Simulation time 2321815446 ps
CPU time 36.44 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:27 PM PDT 24
Peak memory 146752 kb
Host smart-9ba1b1d6-3e41-4320-bcd0-74e0dbd4c5b5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=152952510 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 107.prim_prince_test.152952510
Directory /workspace/107.prim_prince_test/latest

Test location /workspace/coverage/default/108.prim_prince_test.1961233508
Short name T320
Test name
Test status
Simulation time 1723775891 ps
CPU time 28.3 seconds
Started Jun 11 12:25:41 PM PDT 24
Finished Jun 11 12:26:17 PM PDT 24
Peak memory 146600 kb
Host smart-deb28c22-08f0-47f2-9336-435bcbce1bc0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1961233508 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 108.prim_prince_test.1961233508
Directory /workspace/108.prim_prince_test/latest

Test location /workspace/coverage/default/109.prim_prince_test.3766515098
Short name T444
Test name
Test status
Simulation time 1283064391 ps
CPU time 21.08 seconds
Started Jun 11 12:25:45 PM PDT 24
Finished Jun 11 12:26:12 PM PDT 24
Peak memory 146684 kb
Host smart-2014863e-5f77-4d6b-8f4c-950532333e4a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3766515098 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 109.prim_prince_test.3766515098
Directory /workspace/109.prim_prince_test/latest

Test location /workspace/coverage/default/11.prim_prince_test.1634937708
Short name T101
Test name
Test status
Simulation time 3404603229 ps
CPU time 53.75 seconds
Started Jun 11 12:25:18 PM PDT 24
Finished Jun 11 12:26:23 PM PDT 24
Peak memory 146704 kb
Host smart-4966c407-c0cb-4f3c-9d9d-f409edc85cf2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1634937708 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 11.prim_prince_test.1634937708
Directory /workspace/11.prim_prince_test/latest

Test location /workspace/coverage/default/110.prim_prince_test.4151333217
Short name T225
Test name
Test status
Simulation time 2758419748 ps
CPU time 43.33 seconds
Started Jun 11 12:25:42 PM PDT 24
Finished Jun 11 12:26:34 PM PDT 24
Peak memory 146688 kb
Host smart-7c717e77-a2da-4085-a362-6b0ed28cc201
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4151333217 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 110.prim_prince_test.4151333217
Directory /workspace/110.prim_prince_test/latest

Test location /workspace/coverage/default/111.prim_prince_test.1872244943
Short name T360
Test name
Test status
Simulation time 822203873 ps
CPU time 13.37 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:02 PM PDT 24
Peak memory 146684 kb
Host smart-2186ac49-2a33-4d8e-914c-8ce56842778e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1872244943 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 111.prim_prince_test.1872244943
Directory /workspace/111.prim_prince_test/latest

Test location /workspace/coverage/default/112.prim_prince_test.3515328132
Short name T183
Test name
Test status
Simulation time 1066003426 ps
CPU time 17.4 seconds
Started Jun 11 12:25:42 PM PDT 24
Finished Jun 11 12:26:03 PM PDT 24
Peak memory 146624 kb
Host smart-9139db22-0004-4632-a6c9-47480c4c2d05
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3515328132 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 112.prim_prince_test.3515328132
Directory /workspace/112.prim_prince_test/latest

Test location /workspace/coverage/default/113.prim_prince_test.2403806268
Short name T411
Test name
Test status
Simulation time 3429454532 ps
CPU time 55.68 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:53 PM PDT 24
Peak memory 146748 kb
Host smart-ace3f390-097c-4148-9428-58bf46f7afb2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2403806268 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 113.prim_prince_test.2403806268
Directory /workspace/113.prim_prince_test/latest

Test location /workspace/coverage/default/114.prim_prince_test.372790794
Short name T487
Test name
Test status
Simulation time 3361930518 ps
CPU time 54.2 seconds
Started Jun 11 12:25:45 PM PDT 24
Finished Jun 11 12:26:52 PM PDT 24
Peak memory 146752 kb
Host smart-b9544a2d-ba2e-48fd-ba32-b05df5751418
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=372790794 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 114.prim_prince_test.372790794
Directory /workspace/114.prim_prince_test/latest

Test location /workspace/coverage/default/115.prim_prince_test.3669974653
Short name T380
Test name
Test status
Simulation time 1941531931 ps
CPU time 31.2 seconds
Started Jun 11 12:25:45 PM PDT 24
Finished Jun 11 12:26:24 PM PDT 24
Peak memory 146684 kb
Host smart-b458fc2d-2b7f-491e-8705-6f791dd8a0df
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3669974653 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 115.prim_prince_test.3669974653
Directory /workspace/115.prim_prince_test/latest

Test location /workspace/coverage/default/116.prim_prince_test.223741497
Short name T362
Test name
Test status
Simulation time 1724974738 ps
CPU time 28.18 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:19 PM PDT 24
Peak memory 146604 kb
Host smart-ef75eabf-da05-4f5b-8e31-cb2378090532
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=223741497 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 116.prim_prince_test.223741497
Directory /workspace/116.prim_prince_test/latest

Test location /workspace/coverage/default/117.prim_prince_test.725507959
Short name T218
Test name
Test status
Simulation time 1130736177 ps
CPU time 18.74 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:07 PM PDT 24
Peak memory 146604 kb
Host smart-70a1bc72-44e5-439b-80c8-9f23bce91e3c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=725507959 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 117.prim_prince_test.725507959
Directory /workspace/117.prim_prince_test/latest

Test location /workspace/coverage/default/118.prim_prince_test.2200201019
Short name T475
Test name
Test status
Simulation time 823292326 ps
CPU time 13.74 seconds
Started Jun 11 12:25:41 PM PDT 24
Finished Jun 11 12:25:59 PM PDT 24
Peak memory 146580 kb
Host smart-c9f9aecd-7ac1-4aa1-a4a7-ec88d4fa85c6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2200201019 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 118.prim_prince_test.2200201019
Directory /workspace/118.prim_prince_test/latest

Test location /workspace/coverage/default/119.prim_prince_test.2800512765
Short name T382
Test name
Test status
Simulation time 2768959589 ps
CPU time 44.8 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:57 PM PDT 24
Peak memory 146748 kb
Host smart-6a438427-4bc9-4721-aa31-49c3081e6c5e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2800512765 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 119.prim_prince_test.2800512765
Directory /workspace/119.prim_prince_test/latest

Test location /workspace/coverage/default/12.prim_prince_test.1001660324
Short name T113
Test name
Test status
Simulation time 2016148964 ps
CPU time 33.64 seconds
Started Jun 11 12:25:36 PM PDT 24
Finished Jun 11 12:26:17 PM PDT 24
Peak memory 146684 kb
Host smart-262a50ea-8f73-4272-9057-ef971c669a28
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1001660324 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 12.prim_prince_test.1001660324
Directory /workspace/12.prim_prince_test/latest

Test location /workspace/coverage/default/120.prim_prince_test.3182093601
Short name T249
Test name
Test status
Simulation time 2764522657 ps
CPU time 44.9 seconds
Started Jun 11 12:25:57 PM PDT 24
Finished Jun 11 12:26:53 PM PDT 24
Peak memory 146644 kb
Host smart-cbfdf740-1c47-40e7-a804-aea52141c1d9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3182093601 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 120.prim_prince_test.3182093601
Directory /workspace/120.prim_prince_test/latest

Test location /workspace/coverage/default/121.prim_prince_test.4180143217
Short name T396
Test name
Test status
Simulation time 2835429030 ps
CPU time 46.4 seconds
Started Jun 11 12:25:52 PM PDT 24
Finished Jun 11 12:26:49 PM PDT 24
Peak memory 146648 kb
Host smart-a619cca1-c5ea-46d5-8850-0351bb1f2154
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4180143217 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 121.prim_prince_test.4180143217
Directory /workspace/121.prim_prince_test/latest

Test location /workspace/coverage/default/122.prim_prince_test.3441028560
Short name T378
Test name
Test status
Simulation time 1728013435 ps
CPU time 27.72 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:30 PM PDT 24
Peak memory 146564 kb
Host smart-246f1e3b-7f0e-4853-a044-fe6ab0928d5d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3441028560 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 122.prim_prince_test.3441028560
Directory /workspace/122.prim_prince_test/latest

Test location /workspace/coverage/default/123.prim_prince_test.777622645
Short name T276
Test name
Test status
Simulation time 1853712555 ps
CPU time 30.27 seconds
Started Jun 11 12:25:53 PM PDT 24
Finished Jun 11 12:26:29 PM PDT 24
Peak memory 146676 kb
Host smart-09057be9-46a3-494a-a400-7494f491e122
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=777622645 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 123.prim_prince_test.777622645
Directory /workspace/123.prim_prince_test/latest

Test location /workspace/coverage/default/124.prim_prince_test.1288251921
Short name T269
Test name
Test status
Simulation time 3723568501 ps
CPU time 59.23 seconds
Started Jun 11 12:25:53 PM PDT 24
Finished Jun 11 12:27:05 PM PDT 24
Peak memory 146732 kb
Host smart-05b7a469-47d4-4ee2-9b55-cca0c8e4eeea
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1288251921 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 124.prim_prince_test.1288251921
Directory /workspace/124.prim_prince_test/latest

Test location /workspace/coverage/default/125.prim_prince_test.2103939191
Short name T19
Test name
Test status
Simulation time 2132927906 ps
CPU time 34.23 seconds
Started Jun 11 12:25:54 PM PDT 24
Finished Jun 11 12:26:36 PM PDT 24
Peak memory 146632 kb
Host smart-5ed1d9db-99a2-4517-b14c-83cbe54635aa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2103939191 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 125.prim_prince_test.2103939191
Directory /workspace/125.prim_prince_test/latest

Test location /workspace/coverage/default/126.prim_prince_test.3001940514
Short name T197
Test name
Test status
Simulation time 3456799243 ps
CPU time 55.58 seconds
Started Jun 11 12:25:51 PM PDT 24
Finished Jun 11 12:26:59 PM PDT 24
Peak memory 146736 kb
Host smart-27e6fc0f-8aee-48ca-b8e8-e70994e6593a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3001940514 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 126.prim_prince_test.3001940514
Directory /workspace/126.prim_prince_test/latest

Test location /workspace/coverage/default/127.prim_prince_test.48524250
Short name T468
Test name
Test status
Simulation time 828548787 ps
CPU time 13.4 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:16 PM PDT 24
Peak memory 146656 kb
Host smart-92cc7866-8753-4e8b-a023-f887915836ca
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=48524250 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 127.prim_prince_test.48524250
Directory /workspace/127.prim_prince_test/latest

Test location /workspace/coverage/default/128.prim_prince_test.2552580337
Short name T38
Test name
Test status
Simulation time 760132499 ps
CPU time 12.61 seconds
Started Jun 11 12:25:55 PM PDT 24
Finished Jun 11 12:26:11 PM PDT 24
Peak memory 146564 kb
Host smart-99de1121-9486-4a88-a9fc-7dcfd441766b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2552580337 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 128.prim_prince_test.2552580337
Directory /workspace/128.prim_prince_test/latest

Test location /workspace/coverage/default/129.prim_prince_test.2075140741
Short name T140
Test name
Test status
Simulation time 2694989720 ps
CPU time 43.62 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:55 PM PDT 24
Peak memory 146732 kb
Host smart-80eee842-ce70-4050-8318-fc4cabff6b8c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2075140741 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 129.prim_prince_test.2075140741
Directory /workspace/129.prim_prince_test/latest

Test location /workspace/coverage/default/13.prim_prince_test.888118787
Short name T44
Test name
Test status
Simulation time 1951796276 ps
CPU time 32.31 seconds
Started Jun 11 12:25:36 PM PDT 24
Finished Jun 11 12:26:17 PM PDT 24
Peak memory 146676 kb
Host smart-9942085c-fb95-4ef4-89dd-cfd3b02ef85d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=888118787 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 13.prim_prince_test.888118787
Directory /workspace/13.prim_prince_test/latest

Test location /workspace/coverage/default/130.prim_prince_test.221196370
Short name T227
Test name
Test status
Simulation time 1519613285 ps
CPU time 24.34 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:26 PM PDT 24
Peak memory 146612 kb
Host smart-fbd67af8-4883-449a-9e7c-b3c2069e4fd7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=221196370 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 130.prim_prince_test.221196370
Directory /workspace/130.prim_prince_test/latest

Test location /workspace/coverage/default/131.prim_prince_test.2457384361
Short name T347
Test name
Test status
Simulation time 3677470677 ps
CPU time 58.51 seconds
Started Jun 11 12:25:54 PM PDT 24
Finished Jun 11 12:27:04 PM PDT 24
Peak memory 146696 kb
Host smart-001ced3c-0cfa-4a5d-a826-1c44d15829a4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2457384361 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 131.prim_prince_test.2457384361
Directory /workspace/131.prim_prince_test/latest

Test location /workspace/coverage/default/132.prim_prince_test.1827825115
Short name T87
Test name
Test status
Simulation time 3189417823 ps
CPU time 50.55 seconds
Started Jun 11 12:25:54 PM PDT 24
Finished Jun 11 12:26:55 PM PDT 24
Peak memory 146696 kb
Host smart-3d8c86dd-b8c4-4033-973c-f4ed70f3c6db
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1827825115 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 132.prim_prince_test.1827825115
Directory /workspace/132.prim_prince_test/latest

Test location /workspace/coverage/default/133.prim_prince_test.3919217365
Short name T86
Test name
Test status
Simulation time 1034007559 ps
CPU time 16.22 seconds
Started Jun 11 12:25:51 PM PDT 24
Finished Jun 11 12:26:10 PM PDT 24
Peak memory 146556 kb
Host smart-0c2ea448-27bb-4468-b334-27e6d32ea572
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3919217365 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 133.prim_prince_test.3919217365
Directory /workspace/133.prim_prince_test/latest

Test location /workspace/coverage/default/134.prim_prince_test.629569702
Short name T160
Test name
Test status
Simulation time 1216410673 ps
CPU time 19.73 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:22 PM PDT 24
Peak memory 146560 kb
Host smart-6d7024d8-7d07-433c-a21e-e31eca60c4d4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=629569702 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 134.prim_prince_test.629569702
Directory /workspace/134.prim_prince_test/latest

Test location /workspace/coverage/default/135.prim_prince_test.1751917615
Short name T307
Test name
Test status
Simulation time 1364379425 ps
CPU time 22.26 seconds
Started Jun 11 12:26:02 PM PDT 24
Finished Jun 11 12:26:31 PM PDT 24
Peak memory 146420 kb
Host smart-d7c30313-43b6-4b11-8274-d29b30557608
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1751917615 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 135.prim_prince_test.1751917615
Directory /workspace/135.prim_prince_test/latest

Test location /workspace/coverage/default/136.prim_prince_test.3124276638
Short name T224
Test name
Test status
Simulation time 1126303399 ps
CPU time 18.54 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:24 PM PDT 24
Peak memory 146552 kb
Host smart-99de0636-ce77-499d-9e26-87211a7f3004
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3124276638 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 136.prim_prince_test.3124276638
Directory /workspace/136.prim_prince_test/latest

Test location /workspace/coverage/default/137.prim_prince_test.439508039
Short name T22
Test name
Test status
Simulation time 2012142734 ps
CPU time 33.26 seconds
Started Jun 11 12:25:52 PM PDT 24
Finished Jun 11 12:26:32 PM PDT 24
Peak memory 146676 kb
Host smart-097889f5-0210-41d6-ba56-9740c876ff71
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=439508039 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 137.prim_prince_test.439508039
Directory /workspace/137.prim_prince_test/latest

Test location /workspace/coverage/default/138.prim_prince_test.249553263
Short name T349
Test name
Test status
Simulation time 2393436889 ps
CPU time 39.37 seconds
Started Jun 11 12:25:52 PM PDT 24
Finished Jun 11 12:26:41 PM PDT 24
Peak memory 146740 kb
Host smart-9158b367-0b08-4510-8b7b-5b3a9e9d5efa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=249553263 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 138.prim_prince_test.249553263
Directory /workspace/138.prim_prince_test/latest

Test location /workspace/coverage/default/139.prim_prince_test.352940878
Short name T205
Test name
Test status
Simulation time 1860501113 ps
CPU time 30.06 seconds
Started Jun 11 12:25:54 PM PDT 24
Finished Jun 11 12:26:32 PM PDT 24
Peak memory 146628 kb
Host smart-b27265b9-c63b-43f9-b2da-045cf6acbd3e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=352940878 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 139.prim_prince_test.352940878
Directory /workspace/139.prim_prince_test/latest

Test location /workspace/coverage/default/14.prim_prince_test.557355891
Short name T310
Test name
Test status
Simulation time 3558985268 ps
CPU time 56.96 seconds
Started Jun 11 12:25:26 PM PDT 24
Finished Jun 11 12:26:34 PM PDT 24
Peak memory 146740 kb
Host smart-f19cf0f2-4088-45d5-8130-462f433a830c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=557355891 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 14.prim_prince_test.557355891
Directory /workspace/14.prim_prince_test/latest

Test location /workspace/coverage/default/140.prim_prince_test.1546257132
Short name T128
Test name
Test status
Simulation time 1510121790 ps
CPU time 24.42 seconds
Started Jun 11 12:25:55 PM PDT 24
Finished Jun 11 12:26:25 PM PDT 24
Peak memory 146656 kb
Host smart-b28848da-2dd4-493e-9b8a-e33e168f02dd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1546257132 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 140.prim_prince_test.1546257132
Directory /workspace/140.prim_prince_test/latest

Test location /workspace/coverage/default/141.prim_prince_test.3427778507
Short name T306
Test name
Test status
Simulation time 3245391148 ps
CPU time 53.54 seconds
Started Jun 11 12:25:51 PM PDT 24
Finished Jun 11 12:26:56 PM PDT 24
Peak memory 146668 kb
Host smart-326ccb15-3767-41a4-a9d8-463d270dc570
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3427778507 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 141.prim_prince_test.3427778507
Directory /workspace/141.prim_prince_test/latest

Test location /workspace/coverage/default/142.prim_prince_test.1907941469
Short name T239
Test name
Test status
Simulation time 1964268124 ps
CPU time 32.01 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:42 PM PDT 24
Peak memory 146664 kb
Host smart-f926ce17-1f18-4a4d-a8e5-d169f9a52612
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1907941469 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 142.prim_prince_test.1907941469
Directory /workspace/142.prim_prince_test/latest

Test location /workspace/coverage/default/143.prim_prince_test.4053209871
Short name T315
Test name
Test status
Simulation time 2833676037 ps
CPU time 46.51 seconds
Started Jun 11 12:26:02 PM PDT 24
Finished Jun 11 12:27:01 PM PDT 24
Peak memory 146868 kb
Host smart-fad1b0b7-41ee-448c-9c54-eb823c9a5e32
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4053209871 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 143.prim_prince_test.4053209871
Directory /workspace/143.prim_prince_test/latest

Test location /workspace/coverage/default/144.prim_prince_test.2255439040
Short name T237
Test name
Test status
Simulation time 1123496360 ps
CPU time 18.4 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:25 PM PDT 24
Peak memory 146628 kb
Host smart-d6b21734-58e2-4a61-ab07-06bd6025e0ef
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2255439040 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 144.prim_prince_test.2255439040
Directory /workspace/144.prim_prince_test/latest

Test location /workspace/coverage/default/145.prim_prince_test.1446767233
Short name T491
Test name
Test status
Simulation time 2400119096 ps
CPU time 38.24 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:45 PM PDT 24
Peak memory 146724 kb
Host smart-5311fe96-5a72-4907-ba69-3fdee54726e8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1446767233 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 145.prim_prince_test.1446767233
Directory /workspace/145.prim_prince_test/latest

Test location /workspace/coverage/default/146.prim_prince_test.112196580
Short name T240
Test name
Test status
Simulation time 3075476696 ps
CPU time 50.75 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:59 PM PDT 24
Peak memory 146720 kb
Host smart-d37aa581-8168-40a8-851b-41d17d2c6b8d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=112196580 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 146.prim_prince_test.112196580
Directory /workspace/146.prim_prince_test/latest

Test location /workspace/coverage/default/147.prim_prince_test.2604500658
Short name T79
Test name
Test status
Simulation time 3152247003 ps
CPU time 49.84 seconds
Started Jun 11 12:25:55 PM PDT 24
Finished Jun 11 12:26:55 PM PDT 24
Peak memory 146748 kb
Host smart-3f674229-ce2f-4589-a6a2-c85452d256b0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2604500658 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 147.prim_prince_test.2604500658
Directory /workspace/147.prim_prince_test/latest

Test location /workspace/coverage/default/148.prim_prince_test.934971223
Short name T256
Test name
Test status
Simulation time 1452554082 ps
CPU time 22.75 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:24 PM PDT 24
Peak memory 146660 kb
Host smart-468e30c6-66e6-40a0-b621-6cc3c3e6ef39
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=934971223 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 148.prim_prince_test.934971223
Directory /workspace/148.prim_prince_test/latest

Test location /workspace/coverage/default/149.prim_prince_test.843850791
Short name T489
Test name
Test status
Simulation time 3530294958 ps
CPU time 56 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:27:09 PM PDT 24
Peak memory 146752 kb
Host smart-e80e4acb-08d2-41c0-a2cf-00bd1b835583
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=843850791 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 149.prim_prince_test.843850791
Directory /workspace/149.prim_prince_test/latest

Test location /workspace/coverage/default/15.prim_prince_test.1773345119
Short name T247
Test name
Test status
Simulation time 2666366504 ps
CPU time 42.35 seconds
Started Jun 11 12:25:27 PM PDT 24
Finished Jun 11 12:26:19 PM PDT 24
Peak memory 146676 kb
Host smart-05560f6d-7dd9-4ca8-983f-383876cb2db8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1773345119 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 15.prim_prince_test.1773345119
Directory /workspace/15.prim_prince_test/latest

Test location /workspace/coverage/default/150.prim_prince_test.1813142343
Short name T57
Test name
Test status
Simulation time 2407395769 ps
CPU time 39.63 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:52 PM PDT 24
Peak memory 146732 kb
Host smart-a41a2b37-ae68-4d12-bf84-a23ea765fc80
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1813142343 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 150.prim_prince_test.1813142343
Directory /workspace/150.prim_prince_test/latest

Test location /workspace/coverage/default/151.prim_prince_test.3866336909
Short name T14
Test name
Test status
Simulation time 2048986487 ps
CPU time 34.23 seconds
Started Jun 11 12:26:02 PM PDT 24
Finished Jun 11 12:26:46 PM PDT 24
Peak memory 146468 kb
Host smart-837b3621-2c34-45ea-a54a-ad1d02b0167e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3866336909 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 151.prim_prince_test.3866336909
Directory /workspace/151.prim_prince_test/latest

Test location /workspace/coverage/default/152.prim_prince_test.2046958136
Short name T124
Test name
Test status
Simulation time 2695425625 ps
CPU time 44.87 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:54 PM PDT 24
Peak memory 146704 kb
Host smart-872d9404-8d2d-4dff-be90-70647c67f0df
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2046958136 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 152.prim_prince_test.2046958136
Directory /workspace/152.prim_prince_test/latest

Test location /workspace/coverage/default/153.prim_prince_test.1453140397
Short name T198
Test name
Test status
Simulation time 3606615082 ps
CPU time 58.35 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:27:09 PM PDT 24
Peak memory 146704 kb
Host smart-31f28e2c-6f7a-4191-8500-4320560c55bb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1453140397 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 153.prim_prince_test.1453140397
Directory /workspace/153.prim_prince_test/latest

Test location /workspace/coverage/default/155.prim_prince_test.2003786768
Short name T258
Test name
Test status
Simulation time 3180544740 ps
CPU time 51.48 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:58 PM PDT 24
Peak memory 146720 kb
Host smart-955a266c-3969-4ac5-bc76-3105af522246
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2003786768 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 155.prim_prince_test.2003786768
Directory /workspace/155.prim_prince_test/latest

Test location /workspace/coverage/default/156.prim_prince_test.3615845665
Short name T410
Test name
Test status
Simulation time 989161153 ps
CPU time 16.24 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:20 PM PDT 24
Peak memory 146660 kb
Host smart-1f1edbdf-0321-4c87-ba8e-ea61addcf0f0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3615845665 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 156.prim_prince_test.3615845665
Directory /workspace/156.prim_prince_test/latest

Test location /workspace/coverage/default/157.prim_prince_test.2124609928
Short name T453
Test name
Test status
Simulation time 2509495651 ps
CPU time 40.5 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:51 PM PDT 24
Peak memory 146740 kb
Host smart-3f8988bf-418f-46e3-a393-59204ffc77d1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2124609928 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 157.prim_prince_test.2124609928
Directory /workspace/157.prim_prince_test/latest

Test location /workspace/coverage/default/158.prim_prince_test.2589217837
Short name T10
Test name
Test status
Simulation time 1157295397 ps
CPU time 18.58 seconds
Started Jun 11 12:25:53 PM PDT 24
Finished Jun 11 12:26:16 PM PDT 24
Peak memory 146672 kb
Host smart-b1025297-8fea-4e9b-b02a-41249227247c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2589217837 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 158.prim_prince_test.2589217837
Directory /workspace/158.prim_prince_test/latest

Test location /workspace/coverage/default/159.prim_prince_test.2262170978
Short name T326
Test name
Test status
Simulation time 2447540915 ps
CPU time 39.46 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:47 PM PDT 24
Peak memory 146660 kb
Host smart-fcdf41f8-5ac3-4006-b35c-8159ef562dc4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2262170978 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 159.prim_prince_test.2262170978
Directory /workspace/159.prim_prince_test/latest

Test location /workspace/coverage/default/16.prim_prince_test.78192842
Short name T96
Test name
Test status
Simulation time 2189160844 ps
CPU time 35.24 seconds
Started Jun 11 12:25:33 PM PDT 24
Finished Jun 11 12:26:16 PM PDT 24
Peak memory 146720 kb
Host smart-a6af1ba0-9e47-42a4-b471-23d3cafadb98
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=78192842 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 16.prim_prince_test.78192842
Directory /workspace/16.prim_prince_test/latest

Test location /workspace/coverage/default/160.prim_prince_test.1422524275
Short name T416
Test name
Test status
Simulation time 990140521 ps
CPU time 15.74 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:16 PM PDT 24
Peak memory 146608 kb
Host smart-544b2875-184c-4bcb-830b-f15ec605d193
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1422524275 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 160.prim_prince_test.1422524275
Directory /workspace/160.prim_prince_test/latest

Test location /workspace/coverage/default/161.prim_prince_test.2397199813
Short name T435
Test name
Test status
Simulation time 3635943581 ps
CPU time 58.16 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:27:09 PM PDT 24
Peak memory 146724 kb
Host smart-80fcfa90-b8a9-4ded-b2a8-05626b3abb37
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2397199813 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 161.prim_prince_test.2397199813
Directory /workspace/161.prim_prince_test/latest

Test location /workspace/coverage/default/162.prim_prince_test.517402930
Short name T117
Test name
Test status
Simulation time 1954860607 ps
CPU time 31.56 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:40 PM PDT 24
Peak memory 146680 kb
Host smart-b8ac284a-d202-4a39-89b5-1cc8e1c59506
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=517402930 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 162.prim_prince_test.517402930
Directory /workspace/162.prim_prince_test/latest

Test location /workspace/coverage/default/163.prim_prince_test.3406739425
Short name T242
Test name
Test status
Simulation time 3482451868 ps
CPU time 56.13 seconds
Started Jun 11 12:25:52 PM PDT 24
Finished Jun 11 12:27:00 PM PDT 24
Peak memory 146664 kb
Host smart-f0f9c1a0-2989-46ee-a891-bcdbe9ab1b71
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3406739425 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 163.prim_prince_test.3406739425
Directory /workspace/163.prim_prince_test/latest

Test location /workspace/coverage/default/164.prim_prince_test.4059214782
Short name T99
Test name
Test status
Simulation time 1281130324 ps
CPU time 21.09 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:28 PM PDT 24
Peak memory 146508 kb
Host smart-7b969dc5-207c-4428-ba32-6ebd8df9a9ae
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4059214782 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 164.prim_prince_test.4059214782
Directory /workspace/164.prim_prince_test/latest

Test location /workspace/coverage/default/165.prim_prince_test.3019098730
Short name T385
Test name
Test status
Simulation time 1935561431 ps
CPU time 31.58 seconds
Started Jun 11 12:25:57 PM PDT 24
Finished Jun 11 12:26:37 PM PDT 24
Peak memory 146624 kb
Host smart-b9f05fa0-37df-40ca-950d-036d4066f34b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3019098730 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 165.prim_prince_test.3019098730
Directory /workspace/165.prim_prince_test/latest

Test location /workspace/coverage/default/166.prim_prince_test.1598519137
Short name T462
Test name
Test status
Simulation time 3280640426 ps
CPU time 52.47 seconds
Started Jun 11 12:25:57 PM PDT 24
Finished Jun 11 12:27:00 PM PDT 24
Peak memory 146700 kb
Host smart-0e66b4ef-276d-4264-be45-54df0fa983b2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1598519137 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 166.prim_prince_test.1598519137
Directory /workspace/166.prim_prince_test/latest

Test location /workspace/coverage/default/167.prim_prince_test.3587710846
Short name T184
Test name
Test status
Simulation time 911381881 ps
CPU time 15 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:18 PM PDT 24
Peak memory 146652 kb
Host smart-7f4f195d-63c4-4d58-a035-44601a86e859
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3587710846 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 167.prim_prince_test.3587710846
Directory /workspace/167.prim_prince_test/latest

Test location /workspace/coverage/default/168.prim_prince_test.1312996198
Short name T238
Test name
Test status
Simulation time 3158844536 ps
CPU time 51.17 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:27:04 PM PDT 24
Peak memory 146732 kb
Host smart-bebd118c-0ea9-4bfb-a5ca-fc10f180decf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1312996198 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 168.prim_prince_test.1312996198
Directory /workspace/168.prim_prince_test/latest

Test location /workspace/coverage/default/169.prim_prince_test.1039187896
Short name T257
Test name
Test status
Simulation time 3039494801 ps
CPU time 48.39 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:56 PM PDT 24
Peak memory 146628 kb
Host smart-7b76a1a7-b318-405b-b746-fe0c75b04871
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1039187896 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 169.prim_prince_test.1039187896
Directory /workspace/169.prim_prince_test/latest

Test location /workspace/coverage/default/17.prim_prince_test.1590103601
Short name T271
Test name
Test status
Simulation time 2525052506 ps
CPU time 40.94 seconds
Started Jun 11 12:25:34 PM PDT 24
Finished Jun 11 12:26:23 PM PDT 24
Peak memory 146716 kb
Host smart-002d9f7e-95af-4625-8080-4047048b5548
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1590103601 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 17.prim_prince_test.1590103601
Directory /workspace/17.prim_prince_test/latest

Test location /workspace/coverage/default/170.prim_prince_test.3357826914
Short name T305
Test name
Test status
Simulation time 2649799521 ps
CPU time 42.77 seconds
Started Jun 11 12:25:57 PM PDT 24
Finished Jun 11 12:26:50 PM PDT 24
Peak memory 146736 kb
Host smart-b2a349aa-e3de-4d88-83af-73af5d0152f2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3357826914 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 170.prim_prince_test.3357826914
Directory /workspace/170.prim_prince_test/latest

Test location /workspace/coverage/default/171.prim_prince_test.70085701
Short name T141
Test name
Test status
Simulation time 2010536638 ps
CPU time 32.05 seconds
Started Jun 11 12:25:54 PM PDT 24
Finished Jun 11 12:26:33 PM PDT 24
Peak memory 146628 kb
Host smart-f8349141-fce2-4748-91d9-b3bfa6f7a9b8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=70085701 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 171.prim_prince_test.70085701
Directory /workspace/171.prim_prince_test/latest

Test location /workspace/coverage/default/172.prim_prince_test.1641895936
Short name T221
Test name
Test status
Simulation time 1889746929 ps
CPU time 30.71 seconds
Started Jun 11 12:25:57 PM PDT 24
Finished Jun 11 12:26:36 PM PDT 24
Peak memory 146564 kb
Host smart-e8134c5e-9b47-43f3-94f9-78790cf91887
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1641895936 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 172.prim_prince_test.1641895936
Directory /workspace/172.prim_prince_test/latest

Test location /workspace/coverage/default/173.prim_prince_test.124994623
Short name T204
Test name
Test status
Simulation time 1336724770 ps
CPU time 21.97 seconds
Started Jun 11 12:25:53 PM PDT 24
Finished Jun 11 12:26:21 PM PDT 24
Peak memory 146628 kb
Host smart-7ec5794b-b36f-431e-ad15-d85147d19d28
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=124994623 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 173.prim_prince_test.124994623
Directory /workspace/173.prim_prince_test/latest

Test location /workspace/coverage/default/174.prim_prince_test.70572921
Short name T127
Test name
Test status
Simulation time 3712209650 ps
CPU time 62.08 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:27:14 PM PDT 24
Peak memory 146712 kb
Host smart-795810f4-8b68-4bda-8a7a-f7e0690712e7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=70572921 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 174.prim_prince_test.70572921
Directory /workspace/174.prim_prince_test/latest

Test location /workspace/coverage/default/175.prim_prince_test.2101586488
Short name T467
Test name
Test status
Simulation time 1970392311 ps
CPU time 32.96 seconds
Started Jun 11 12:25:51 PM PDT 24
Finished Jun 11 12:26:33 PM PDT 24
Peak memory 146676 kb
Host smart-6d333a7b-a19d-4f8e-8752-860a4a8d466f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2101586488 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 175.prim_prince_test.2101586488
Directory /workspace/175.prim_prince_test/latest

Test location /workspace/coverage/default/176.prim_prince_test.4103063319
Short name T255
Test name
Test status
Simulation time 2717072990 ps
CPU time 44.58 seconds
Started Jun 11 12:25:57 PM PDT 24
Finished Jun 11 12:26:52 PM PDT 24
Peak memory 146704 kb
Host smart-f51efa9a-6195-44db-affd-2dacf98fe8c9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4103063319 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 176.prim_prince_test.4103063319
Directory /workspace/176.prim_prince_test/latest

Test location /workspace/coverage/default/177.prim_prince_test.2297041355
Short name T427
Test name
Test status
Simulation time 998154155 ps
CPU time 16.61 seconds
Started Jun 11 12:25:55 PM PDT 24
Finished Jun 11 12:26:16 PM PDT 24
Peak memory 146656 kb
Host smart-450a594c-8d51-4d95-a5ee-b2ddd13e2c40
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2297041355 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 177.prim_prince_test.2297041355
Directory /workspace/177.prim_prince_test/latest

Test location /workspace/coverage/default/178.prim_prince_test.2846200546
Short name T143
Test name
Test status
Simulation time 3380247614 ps
CPU time 54.19 seconds
Started Jun 11 12:25:54 PM PDT 24
Finished Jun 11 12:27:00 PM PDT 24
Peak memory 146748 kb
Host smart-464e3da9-9200-4a7e-b59d-02c2ca1f5010
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2846200546 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 178.prim_prince_test.2846200546
Directory /workspace/178.prim_prince_test/latest

Test location /workspace/coverage/default/179.prim_prince_test.4112742785
Short name T425
Test name
Test status
Simulation time 3648756812 ps
CPU time 59.26 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:27:14 PM PDT 24
Peak memory 146688 kb
Host smart-9180dc4a-d049-4071-98ea-7652c3109129
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4112742785 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 179.prim_prince_test.4112742785
Directory /workspace/179.prim_prince_test/latest

Test location /workspace/coverage/default/18.prim_prince_test.1495166955
Short name T162
Test name
Test status
Simulation time 1341280856 ps
CPU time 21.81 seconds
Started Jun 11 12:25:30 PM PDT 24
Finished Jun 11 12:25:57 PM PDT 24
Peak memory 146672 kb
Host smart-8cc3049e-8457-4051-b4d3-65b2fdaef6e7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1495166955 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 18.prim_prince_test.1495166955
Directory /workspace/18.prim_prince_test/latest

Test location /workspace/coverage/default/180.prim_prince_test.1192314881
Short name T476
Test name
Test status
Simulation time 757244268 ps
CPU time 12.4 seconds
Started Jun 11 12:25:59 PM PDT 24
Finished Jun 11 12:26:16 PM PDT 24
Peak memory 146676 kb
Host smart-52a5ccd0-f7d0-4d7a-a453-a7aeeed2c550
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1192314881 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 180.prim_prince_test.1192314881
Directory /workspace/180.prim_prince_test/latest

Test location /workspace/coverage/default/181.prim_prince_test.1626960613
Short name T12
Test name
Test status
Simulation time 2809315986 ps
CPU time 44.43 seconds
Started Jun 11 12:25:54 PM PDT 24
Finished Jun 11 12:26:47 PM PDT 24
Peak memory 146732 kb
Host smart-84e4de1f-932f-40d0-af9e-301c673cd8d0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1626960613 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 181.prim_prince_test.1626960613
Directory /workspace/181.prim_prince_test/latest

Test location /workspace/coverage/default/182.prim_prince_test.2015103090
Short name T233
Test name
Test status
Simulation time 2051810233 ps
CPU time 32.46 seconds
Started Jun 11 12:25:51 PM PDT 24
Finished Jun 11 12:26:30 PM PDT 24
Peak memory 146668 kb
Host smart-e26ea472-6225-414b-b8be-5ba7c7439ae5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2015103090 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 182.prim_prince_test.2015103090
Directory /workspace/182.prim_prince_test/latest

Test location /workspace/coverage/default/183.prim_prince_test.2274061704
Short name T16
Test name
Test status
Simulation time 3332609636 ps
CPU time 53.55 seconds
Started Jun 11 12:26:02 PM PDT 24
Finished Jun 11 12:27:08 PM PDT 24
Peak memory 146748 kb
Host smart-b6d2c7a6-5c1f-4803-9958-11efa3534975
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2274061704 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 183.prim_prince_test.2274061704
Directory /workspace/183.prim_prince_test/latest

Test location /workspace/coverage/default/184.prim_prince_test.4268285045
Short name T283
Test name
Test status
Simulation time 2776585546 ps
CPU time 45.86 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:59 PM PDT 24
Peak memory 146732 kb
Host smart-aa81d6c1-bcbd-4c37-9bf0-ae3e3ec49b83
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4268285045 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 184.prim_prince_test.4268285045
Directory /workspace/184.prim_prince_test/latest

Test location /workspace/coverage/default/185.prim_prince_test.2882421024
Short name T352
Test name
Test status
Simulation time 2392786644 ps
CPU time 38 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:49 PM PDT 24
Peak memory 146748 kb
Host smart-3b8eea8d-2c6a-4755-b40c-54781bef87c0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2882421024 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 185.prim_prince_test.2882421024
Directory /workspace/185.prim_prince_test/latest

Test location /workspace/coverage/default/186.prim_prince_test.3922786380
Short name T75
Test name
Test status
Simulation time 3495638818 ps
CPU time 57.14 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:27:13 PM PDT 24
Peak memory 146732 kb
Host smart-eaa1bd5c-a4bc-4d30-8835-f93f2e95c6e3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3922786380 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 186.prim_prince_test.3922786380
Directory /workspace/186.prim_prince_test/latest

Test location /workspace/coverage/default/187.prim_prince_test.674474616
Short name T451
Test name
Test status
Simulation time 2731417446 ps
CPU time 44.23 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:57 PM PDT 24
Peak memory 146584 kb
Host smart-4519396f-3d60-4528-8cd5-d661a029d71c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=674474616 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 187.prim_prince_test.674474616
Directory /workspace/187.prim_prince_test/latest

Test location /workspace/coverage/default/188.prim_prince_test.1118368465
Short name T154
Test name
Test status
Simulation time 929370719 ps
CPU time 15.01 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:20 PM PDT 24
Peak memory 146684 kb
Host smart-2d0dbd61-a1cb-4d91-8f98-e041a5b3fb79
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1118368465 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 188.prim_prince_test.1118368465
Directory /workspace/188.prim_prince_test/latest

Test location /workspace/coverage/default/189.prim_prince_test.452074990
Short name T437
Test name
Test status
Simulation time 1767095487 ps
CPU time 28.76 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:38 PM PDT 24
Peak memory 146608 kb
Host smart-a94a2570-acdd-432f-8123-6c1bd041aeb4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=452074990 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 189.prim_prince_test.452074990
Directory /workspace/189.prim_prince_test/latest

Test location /workspace/coverage/default/19.prim_prince_test.4086915795
Short name T454
Test name
Test status
Simulation time 888974290 ps
CPU time 14.69 seconds
Started Jun 11 12:25:32 PM PDT 24
Finished Jun 11 12:25:51 PM PDT 24
Peak memory 146588 kb
Host smart-9d55d5c6-a945-4c6a-8c02-04d621bcb20c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4086915795 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 19.prim_prince_test.4086915795
Directory /workspace/19.prim_prince_test/latest

Test location /workspace/coverage/default/190.prim_prince_test.1531964164
Short name T58
Test name
Test status
Simulation time 3599597407 ps
CPU time 57.61 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:27:11 PM PDT 24
Peak memory 146748 kb
Host smart-bfbd04a9-51c6-4bf8-8383-f5ad9550d171
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1531964164 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 190.prim_prince_test.1531964164
Directory /workspace/190.prim_prince_test/latest

Test location /workspace/coverage/default/191.prim_prince_test.2587938814
Short name T293
Test name
Test status
Simulation time 2146255005 ps
CPU time 33.88 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:42 PM PDT 24
Peak memory 146684 kb
Host smart-980ed6c4-6aa2-4554-8b6b-8a06dc7dada9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2587938814 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 191.prim_prince_test.2587938814
Directory /workspace/191.prim_prince_test/latest

Test location /workspace/coverage/default/192.prim_prince_test.124312022
Short name T222
Test name
Test status
Simulation time 3134856711 ps
CPU time 51.79 seconds
Started Jun 11 12:25:51 PM PDT 24
Finished Jun 11 12:26:54 PM PDT 24
Peak memory 146672 kb
Host smart-05e195b9-2339-421c-b2b6-9930d6791592
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=124312022 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 192.prim_prince_test.124312022
Directory /workspace/192.prim_prince_test/latest

Test location /workspace/coverage/default/193.prim_prince_test.72264390
Short name T169
Test name
Test status
Simulation time 2143676531 ps
CPU time 34.31 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:42 PM PDT 24
Peak memory 146680 kb
Host smart-f4f7542a-ce24-496b-b958-ad197eced850
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=72264390 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 193.prim_prince_test.72264390
Directory /workspace/193.prim_prince_test/latest

Test location /workspace/coverage/default/194.prim_prince_test.1898828275
Short name T145
Test name
Test status
Simulation time 1949268419 ps
CPU time 31.81 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:36 PM PDT 24
Peak memory 146636 kb
Host smart-2be12fb7-45d0-4a26-a529-3e0a17d82dc7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1898828275 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 194.prim_prince_test.1898828275
Directory /workspace/194.prim_prince_test/latest

Test location /workspace/coverage/default/195.prim_prince_test.860038449
Short name T254
Test name
Test status
Simulation time 1519204750 ps
CPU time 24.83 seconds
Started Jun 11 12:26:05 PM PDT 24
Finished Jun 11 12:26:36 PM PDT 24
Peak memory 146684 kb
Host smart-9e80d94f-d1d6-423f-868b-c2627fb0c79f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=860038449 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 195.prim_prince_test.860038449
Directory /workspace/195.prim_prince_test/latest

Test location /workspace/coverage/default/196.prim_prince_test.351470986
Short name T438
Test name
Test status
Simulation time 2414979767 ps
CPU time 38.28 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:26:54 PM PDT 24
Peak memory 146748 kb
Host smart-1068e858-57ea-42d8-bf77-a3b5513badb1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=351470986 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 196.prim_prince_test.351470986
Directory /workspace/196.prim_prince_test/latest

Test location /workspace/coverage/default/197.prim_prince_test.1199380525
Short name T401
Test name
Test status
Simulation time 3148809112 ps
CPU time 52.8 seconds
Started Jun 11 12:25:55 PM PDT 24
Finished Jun 11 12:27:01 PM PDT 24
Peak memory 146844 kb
Host smart-57bb7aff-be33-46e6-a3c1-b72434322645
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1199380525 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 197.prim_prince_test.1199380525
Directory /workspace/197.prim_prince_test/latest

Test location /workspace/coverage/default/198.prim_prince_test.3615570637
Short name T104
Test name
Test status
Simulation time 2125824698 ps
CPU time 34.09 seconds
Started Jun 11 12:26:05 PM PDT 24
Finished Jun 11 12:26:48 PM PDT 24
Peak memory 146680 kb
Host smart-055c5ffd-f835-4bdf-ba3c-9c2dfa6747d0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3615570637 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 198.prim_prince_test.3615570637
Directory /workspace/198.prim_prince_test/latest

Test location /workspace/coverage/default/199.prim_prince_test.2777473803
Short name T64
Test name
Test status
Simulation time 1052523215 ps
CPU time 17.37 seconds
Started Jun 11 12:26:05 PM PDT 24
Finished Jun 11 12:26:28 PM PDT 24
Peak memory 146680 kb
Host smart-03be709f-c820-4088-ae8d-012e2851a95b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2777473803 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 199.prim_prince_test.2777473803
Directory /workspace/199.prim_prince_test/latest

Test location /workspace/coverage/default/2.prim_prince_test.1381858518
Short name T448
Test name
Test status
Simulation time 2754435393 ps
CPU time 45.95 seconds
Started Jun 11 12:25:29 PM PDT 24
Finished Jun 11 12:26:26 PM PDT 24
Peak memory 146836 kb
Host smart-531143bd-f85d-4969-8001-92d077173fea
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1381858518 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 2.prim_prince_test.1381858518
Directory /workspace/2.prim_prince_test/latest

Test location /workspace/coverage/default/20.prim_prince_test.1243433157
Short name T123
Test name
Test status
Simulation time 1895486192 ps
CPU time 30.63 seconds
Started Jun 11 12:25:23 PM PDT 24
Finished Jun 11 12:26:00 PM PDT 24
Peak memory 146616 kb
Host smart-530c08e7-f132-46fa-a420-03cfdc7fd399
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1243433157 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 20.prim_prince_test.1243433157
Directory /workspace/20.prim_prince_test/latest

Test location /workspace/coverage/default/200.prim_prince_test.4193817841
Short name T7
Test name
Test status
Simulation time 2192358576 ps
CPU time 35.94 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:46 PM PDT 24
Peak memory 146704 kb
Host smart-b93d03c0-3ea2-474b-bd58-a2b9bd21149d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4193817841 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 200.prim_prince_test.4193817841
Directory /workspace/200.prim_prince_test/latest

Test location /workspace/coverage/default/201.prim_prince_test.271619763
Short name T9
Test name
Test status
Simulation time 2499828869 ps
CPU time 40.21 seconds
Started Jun 11 12:26:05 PM PDT 24
Finished Jun 11 12:26:55 PM PDT 24
Peak memory 146748 kb
Host smart-6b527b09-f405-4a21-b68a-d955104690df
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=271619763 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 201.prim_prince_test.271619763
Directory /workspace/201.prim_prince_test/latest

Test location /workspace/coverage/default/202.prim_prince_test.3303410317
Short name T369
Test name
Test status
Simulation time 3107000603 ps
CPU time 49.59 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:27:07 PM PDT 24
Peak memory 146744 kb
Host smart-87c7582b-95cd-4d8e-af79-19a17b3ded87
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3303410317 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 202.prim_prince_test.3303410317
Directory /workspace/202.prim_prince_test/latest

Test location /workspace/coverage/default/203.prim_prince_test.1749109231
Short name T260
Test name
Test status
Simulation time 2748723332 ps
CPU time 44.86 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:58 PM PDT 24
Peak memory 146704 kb
Host smart-ba726273-7002-4f15-bdd3-e7375a85a6ee
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1749109231 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 203.prim_prince_test.1749109231
Directory /workspace/203.prim_prince_test/latest

Test location /workspace/coverage/default/204.prim_prince_test.1548790864
Short name T80
Test name
Test status
Simulation time 773939167 ps
CPU time 13.07 seconds
Started Jun 11 12:26:02 PM PDT 24
Finished Jun 11 12:26:20 PM PDT 24
Peak memory 146592 kb
Host smart-823ef307-8870-404b-acb9-73cc564b10c4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1548790864 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 204.prim_prince_test.1548790864
Directory /workspace/204.prim_prince_test/latest

Test location /workspace/coverage/default/205.prim_prince_test.4009476765
Short name T402
Test name
Test status
Simulation time 2631989779 ps
CPU time 42.82 seconds
Started Jun 11 12:25:59 PM PDT 24
Finished Jun 11 12:26:52 PM PDT 24
Peak memory 146736 kb
Host smart-94678745-5b57-4b98-a446-155be5e290c3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4009476765 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 205.prim_prince_test.4009476765
Directory /workspace/205.prim_prince_test/latest

Test location /workspace/coverage/default/206.prim_prince_test.3523311569
Short name T76
Test name
Test status
Simulation time 823397746 ps
CPU time 13.27 seconds
Started Jun 11 12:25:59 PM PDT 24
Finished Jun 11 12:26:17 PM PDT 24
Peak memory 146672 kb
Host smart-698b0e9d-2660-486d-9165-9fa9c19edb47
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3523311569 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 206.prim_prince_test.3523311569
Directory /workspace/206.prim_prince_test/latest

Test location /workspace/coverage/default/207.prim_prince_test.1102765434
Short name T211
Test name
Test status
Simulation time 1422645163 ps
CPU time 23.07 seconds
Started Jun 11 12:25:54 PM PDT 24
Finished Jun 11 12:26:23 PM PDT 24
Peak memory 146632 kb
Host smart-48dbeb68-3db6-4817-862a-cc4b59b56f0d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1102765434 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 207.prim_prince_test.1102765434
Directory /workspace/207.prim_prince_test/latest

Test location /workspace/coverage/default/208.prim_prince_test.1400574095
Short name T464
Test name
Test status
Simulation time 1161728994 ps
CPU time 19.52 seconds
Started Jun 11 12:25:59 PM PDT 24
Finished Jun 11 12:26:24 PM PDT 24
Peak memory 146632 kb
Host smart-b855c5d2-8ae7-45c3-a61a-82437be031e5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1400574095 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 208.prim_prince_test.1400574095
Directory /workspace/208.prim_prince_test/latest

Test location /workspace/coverage/default/209.prim_prince_test.844346964
Short name T313
Test name
Test status
Simulation time 3051422644 ps
CPU time 50.18 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:27:00 PM PDT 24
Peak memory 146700 kb
Host smart-b27bbf82-a654-4ef0-a1f1-a775f4ed7ef3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=844346964 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 209.prim_prince_test.844346964
Directory /workspace/209.prim_prince_test/latest

Test location /workspace/coverage/default/21.prim_prince_test.2001227788
Short name T167
Test name
Test status
Simulation time 3325910664 ps
CPU time 52.35 seconds
Started Jun 11 12:25:34 PM PDT 24
Finished Jun 11 12:26:37 PM PDT 24
Peak memory 146716 kb
Host smart-f6e25674-945f-45e3-bb18-46ea81224f0f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2001227788 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 21.prim_prince_test.2001227788
Directory /workspace/21.prim_prince_test/latest

Test location /workspace/coverage/default/210.prim_prince_test.1150066087
Short name T106
Test name
Test status
Simulation time 3438439931 ps
CPU time 57.08 seconds
Started Jun 11 12:26:02 PM PDT 24
Finished Jun 11 12:27:14 PM PDT 24
Peak memory 146868 kb
Host smart-434d83d1-bdfc-4f48-b554-1f0c5a137f2b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1150066087 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 210.prim_prince_test.1150066087
Directory /workspace/210.prim_prince_test/latest

Test location /workspace/coverage/default/211.prim_prince_test.3618498646
Short name T39
Test name
Test status
Simulation time 1954603022 ps
CPU time 31.21 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:26:45 PM PDT 24
Peak memory 146680 kb
Host smart-a1bc28c0-3491-4540-9813-25646aa8ad7a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3618498646 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 211.prim_prince_test.3618498646
Directory /workspace/211.prim_prince_test/latest

Test location /workspace/coverage/default/212.prim_prince_test.979998816
Short name T220
Test name
Test status
Simulation time 1394624931 ps
CPU time 23.28 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:28 PM PDT 24
Peak memory 146636 kb
Host smart-67fe76d1-1f96-43b4-8cdc-206a1eafdff2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=979998816 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 212.prim_prince_test.979998816
Directory /workspace/212.prim_prince_test/latest

Test location /workspace/coverage/default/213.prim_prince_test.432698810
Short name T296
Test name
Test status
Simulation time 2772043426 ps
CPU time 45.33 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:54 PM PDT 24
Peak memory 146700 kb
Host smart-19a090a1-78ab-41a5-aabc-ee51b880d282
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=432698810 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 213.prim_prince_test.432698810
Directory /workspace/213.prim_prince_test/latest

Test location /workspace/coverage/default/214.prim_prince_test.1070695066
Short name T188
Test name
Test status
Simulation time 1452037076 ps
CPU time 24 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:29 PM PDT 24
Peak memory 146596 kb
Host smart-80a42218-ae84-44ac-b238-56d14cd9fcd7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1070695066 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 214.prim_prince_test.1070695066
Directory /workspace/214.prim_prince_test/latest

Test location /workspace/coverage/default/215.prim_prince_test.3490383696
Short name T433
Test name
Test status
Simulation time 2550784855 ps
CPU time 41.99 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:51 PM PDT 24
Peak memory 146696 kb
Host smart-d0b39243-4250-43a1-9956-a36a01b74b7b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3490383696 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 215.prim_prince_test.3490383696
Directory /workspace/215.prim_prince_test/latest

Test location /workspace/coverage/default/216.prim_prince_test.2367876034
Short name T282
Test name
Test status
Simulation time 3736614401 ps
CPU time 58.74 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:27:09 PM PDT 24
Peak memory 146672 kb
Host smart-8ffdc7b7-47ed-4d40-adb2-29381c2254c1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2367876034 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 216.prim_prince_test.2367876034
Directory /workspace/216.prim_prince_test/latest

Test location /workspace/coverage/default/217.prim_prince_test.628496980
Short name T334
Test name
Test status
Simulation time 1371702924 ps
CPU time 22.23 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:28 PM PDT 24
Peak memory 146644 kb
Host smart-5034a20c-0d6a-4503-8988-fc51b99acc0a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=628496980 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 217.prim_prince_test.628496980
Directory /workspace/217.prim_prince_test/latest

Test location /workspace/coverage/default/218.prim_prince_test.1597047317
Short name T92
Test name
Test status
Simulation time 1828400341 ps
CPU time 29.97 seconds
Started Jun 11 12:25:59 PM PDT 24
Finished Jun 11 12:26:37 PM PDT 24
Peak memory 146632 kb
Host smart-d326bc55-4e14-4ea7-a7b0-dd196cb8fb0f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1597047317 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 218.prim_prince_test.1597047317
Directory /workspace/218.prim_prince_test/latest

Test location /workspace/coverage/default/219.prim_prince_test.1213018192
Short name T94
Test name
Test status
Simulation time 1811386789 ps
CPU time 29.19 seconds
Started Jun 11 12:25:59 PM PDT 24
Finished Jun 11 12:26:36 PM PDT 24
Peak memory 146648 kb
Host smart-5db1a276-ff56-473e-ab37-44090c94fc8a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1213018192 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 219.prim_prince_test.1213018192
Directory /workspace/219.prim_prince_test/latest

Test location /workspace/coverage/default/22.prim_prince_test.363670461
Short name T323
Test name
Test status
Simulation time 3695393808 ps
CPU time 59.07 seconds
Started Jun 11 12:25:21 PM PDT 24
Finished Jun 11 12:26:31 PM PDT 24
Peak memory 146704 kb
Host smart-aa139a77-9d4d-4c35-a216-74083fa5b255
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=363670461 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 22.prim_prince_test.363670461
Directory /workspace/22.prim_prince_test/latest

Test location /workspace/coverage/default/220.prim_prince_test.3974144150
Short name T470
Test name
Test status
Simulation time 3504969703 ps
CPU time 57.12 seconds
Started Jun 11 12:25:59 PM PDT 24
Finished Jun 11 12:27:10 PM PDT 24
Peak memory 146724 kb
Host smart-2f79404d-9bdd-4487-9e1e-a37ff26255ab
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3974144150 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 220.prim_prince_test.3974144150
Directory /workspace/220.prim_prince_test/latest

Test location /workspace/coverage/default/221.prim_prince_test.3383617861
Short name T30
Test name
Test status
Simulation time 1309884694 ps
CPU time 21.35 seconds
Started Jun 11 12:26:05 PM PDT 24
Finished Jun 11 12:26:31 PM PDT 24
Peak memory 146680 kb
Host smart-3098ee06-3061-4d36-a312-2c7172803e2a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3383617861 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 221.prim_prince_test.3383617861
Directory /workspace/221.prim_prince_test/latest

Test location /workspace/coverage/default/222.prim_prince_test.4156133407
Short name T185
Test name
Test status
Simulation time 2182052544 ps
CPU time 35.57 seconds
Started Jun 11 12:25:59 PM PDT 24
Finished Jun 11 12:26:43 PM PDT 24
Peak memory 146712 kb
Host smart-d9af8a28-ad9b-403f-9959-bebb181e5324
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4156133407 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 222.prim_prince_test.4156133407
Directory /workspace/222.prim_prince_test/latest

Test location /workspace/coverage/default/223.prim_prince_test.3502036802
Short name T179
Test name
Test status
Simulation time 2791050216 ps
CPU time 45.08 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:52 PM PDT 24
Peak memory 146700 kb
Host smart-d41e3399-3007-4a97-8653-ab64e64c29bf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3502036802 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 223.prim_prince_test.3502036802
Directory /workspace/223.prim_prince_test/latest

Test location /workspace/coverage/default/224.prim_prince_test.3040418352
Short name T230
Test name
Test status
Simulation time 2092669341 ps
CPU time 33.52 seconds
Started Jun 11 12:25:57 PM PDT 24
Finished Jun 11 12:26:38 PM PDT 24
Peak memory 146596 kb
Host smart-d18ffb5c-8ffc-468f-a5d9-0a128b498455
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3040418352 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 224.prim_prince_test.3040418352
Directory /workspace/224.prim_prince_test/latest

Test location /workspace/coverage/default/225.prim_prince_test.3982892899
Short name T441
Test name
Test status
Simulation time 1926351582 ps
CPU time 30.91 seconds
Started Jun 11 12:25:51 PM PDT 24
Finished Jun 11 12:26:29 PM PDT 24
Peak memory 146672 kb
Host smart-543d323e-d723-4d69-b113-43b8bb965287
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3982892899 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 225.prim_prince_test.3982892899
Directory /workspace/225.prim_prince_test/latest

Test location /workspace/coverage/default/226.prim_prince_test.119337954
Short name T394
Test name
Test status
Simulation time 2684242344 ps
CPU time 43.88 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:52 PM PDT 24
Peak memory 146728 kb
Host smart-c55541fe-f9fc-4892-92c9-954989b0fcb3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=119337954 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 226.prim_prince_test.119337954
Directory /workspace/226.prim_prince_test/latest

Test location /workspace/coverage/default/227.prim_prince_test.2121215635
Short name T303
Test name
Test status
Simulation time 2989415799 ps
CPU time 48.35 seconds
Started Jun 11 12:25:58 PM PDT 24
Finished Jun 11 12:26:57 PM PDT 24
Peak memory 146736 kb
Host smart-44e604d9-85af-48d7-94ac-030e772daf63
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2121215635 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 227.prim_prince_test.2121215635
Directory /workspace/227.prim_prince_test/latest

Test location /workspace/coverage/default/228.prim_prince_test.2821717332
Short name T280
Test name
Test status
Simulation time 2736232259 ps
CPU time 44.51 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:57 PM PDT 24
Peak memory 146632 kb
Host smart-a01ca57c-33df-42aa-b81a-ced76edea16b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2821717332 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 228.prim_prince_test.2821717332
Directory /workspace/228.prim_prince_test/latest

Test location /workspace/coverage/default/229.prim_prince_test.4043085762
Short name T253
Test name
Test status
Simulation time 3727793686 ps
CPU time 60.91 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:27:15 PM PDT 24
Peak memory 146740 kb
Host smart-6d2ea598-0d0c-4c5c-8fa7-07ba60492e2b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4043085762 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 229.prim_prince_test.4043085762
Directory /workspace/229.prim_prince_test/latest

Test location /workspace/coverage/default/23.prim_prince_test.3084905003
Short name T259
Test name
Test status
Simulation time 1048795687 ps
CPU time 17.72 seconds
Started Jun 11 12:25:36 PM PDT 24
Finished Jun 11 12:25:59 PM PDT 24
Peak memory 146684 kb
Host smart-a3e2111c-2433-4888-b389-31fb12bcd2be
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3084905003 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 23.prim_prince_test.3084905003
Directory /workspace/23.prim_prince_test/latest

Test location /workspace/coverage/default/230.prim_prince_test.2664027638
Short name T15
Test name
Test status
Simulation time 2633973689 ps
CPU time 42.54 seconds
Started Jun 11 12:25:57 PM PDT 24
Finished Jun 11 12:26:50 PM PDT 24
Peak memory 146736 kb
Host smart-6514a104-00f7-4e8e-a2e3-a20849e09d8c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2664027638 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 230.prim_prince_test.2664027638
Directory /workspace/230.prim_prince_test/latest

Test location /workspace/coverage/default/231.prim_prince_test.79437902
Short name T500
Test name
Test status
Simulation time 3120464821 ps
CPU time 50.25 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:27:04 PM PDT 24
Peak memory 146728 kb
Host smart-edffa758-1f68-44f4-97e2-8972bb5bfa6f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=79437902 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 231.prim_prince_test.79437902
Directory /workspace/231.prim_prince_test/latest

Test location /workspace/coverage/default/232.prim_prince_test.449670230
Short name T266
Test name
Test status
Simulation time 835856064 ps
CPU time 13.9 seconds
Started Jun 11 12:25:55 PM PDT 24
Finished Jun 11 12:26:13 PM PDT 24
Peak memory 146612 kb
Host smart-4395eec9-1f68-4d8b-860a-1e276f5dd508
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=449670230 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 232.prim_prince_test.449670230
Directory /workspace/232.prim_prince_test/latest

Test location /workspace/coverage/default/233.prim_prince_test.4126586280
Short name T229
Test name
Test status
Simulation time 1935399548 ps
CPU time 30.97 seconds
Started Jun 11 12:26:02 PM PDT 24
Finished Jun 11 12:26:41 PM PDT 24
Peak memory 146576 kb
Host smart-e230244e-9c66-456c-91d5-4929e617d0e1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4126586280 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 233.prim_prince_test.4126586280
Directory /workspace/233.prim_prince_test/latest

Test location /workspace/coverage/default/234.prim_prince_test.2820296055
Short name T409
Test name
Test status
Simulation time 2525276890 ps
CPU time 39.85 seconds
Started Jun 11 12:25:59 PM PDT 24
Finished Jun 11 12:26:48 PM PDT 24
Peak memory 146748 kb
Host smart-7f15db09-b5bb-4c67-afdb-ed16aca74e8b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2820296055 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 234.prim_prince_test.2820296055
Directory /workspace/234.prim_prince_test/latest

Test location /workspace/coverage/default/235.prim_prince_test.3017632218
Short name T354
Test name
Test status
Simulation time 2983430703 ps
CPU time 47.94 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:27:00 PM PDT 24
Peak memory 146668 kb
Host smart-3d4250c9-7deb-4d6d-affd-2698db3d0c17
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3017632218 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 235.prim_prince_test.3017632218
Directory /workspace/235.prim_prince_test/latest

Test location /workspace/coverage/default/236.prim_prince_test.3072947768
Short name T6
Test name
Test status
Simulation time 1602016738 ps
CPU time 25.31 seconds
Started Jun 11 12:26:02 PM PDT 24
Finished Jun 11 12:26:34 PM PDT 24
Peak memory 146544 kb
Host smart-f27ad552-a3ae-41df-bb07-e0a22b5a3525
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3072947768 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 236.prim_prince_test.3072947768
Directory /workspace/236.prim_prince_test/latest

Test location /workspace/coverage/default/237.prim_prince_test.521812144
Short name T49
Test name
Test status
Simulation time 2579165099 ps
CPU time 42.07 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:47 PM PDT 24
Peak memory 146752 kb
Host smart-5cd30732-b4d2-4f8a-bcd6-1c16fce8d08e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=521812144 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 237.prim_prince_test.521812144
Directory /workspace/237.prim_prince_test/latest

Test location /workspace/coverage/default/238.prim_prince_test.494073075
Short name T288
Test name
Test status
Simulation time 1279539366 ps
CPU time 21.16 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:29 PM PDT 24
Peak memory 146608 kb
Host smart-79e4df1a-a7b7-4380-9b10-bc45e74cca82
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=494073075 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 238.prim_prince_test.494073075
Directory /workspace/238.prim_prince_test/latest

Test location /workspace/coverage/default/239.prim_prince_test.2423408561
Short name T84
Test name
Test status
Simulation time 2405626603 ps
CPU time 39.3 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:51 PM PDT 24
Peak memory 146668 kb
Host smart-14a11a88-1354-4313-ab1a-b9288c1ae79b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2423408561 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 239.prim_prince_test.2423408561
Directory /workspace/239.prim_prince_test/latest

Test location /workspace/coverage/default/24.prim_prince_test.3125698272
Short name T316
Test name
Test status
Simulation time 2918206890 ps
CPU time 47.46 seconds
Started Jun 11 12:25:29 PM PDT 24
Finished Jun 11 12:26:27 PM PDT 24
Peak memory 146652 kb
Host smart-3f27094a-938b-49c9-bc1f-098579907fe6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3125698272 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 24.prim_prince_test.3125698272
Directory /workspace/24.prim_prince_test/latest

Test location /workspace/coverage/default/240.prim_prince_test.1797142439
Short name T115
Test name
Test status
Simulation time 1350024908 ps
CPU time 22.13 seconds
Started Jun 11 12:26:02 PM PDT 24
Finished Jun 11 12:26:31 PM PDT 24
Peak memory 146604 kb
Host smart-81b8ab5e-4404-43e7-a23b-e3e4651114fc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1797142439 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 240.prim_prince_test.1797142439
Directory /workspace/240.prim_prince_test/latest

Test location /workspace/coverage/default/241.prim_prince_test.2924480742
Short name T261
Test name
Test status
Simulation time 2229955876 ps
CPU time 35.52 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:44 PM PDT 24
Peak memory 146748 kb
Host smart-90adc27c-2cbb-499d-a4a4-14edde9e0aa3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2924480742 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 241.prim_prince_test.2924480742
Directory /workspace/241.prim_prince_test/latest

Test location /workspace/coverage/default/242.prim_prince_test.3480463365
Short name T335
Test name
Test status
Simulation time 2609959432 ps
CPU time 42.18 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:53 PM PDT 24
Peak memory 146748 kb
Host smart-1d05764c-246e-49f0-ad28-8dadca9d2a62
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3480463365 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 242.prim_prince_test.3480463365
Directory /workspace/242.prim_prince_test/latest

Test location /workspace/coverage/default/243.prim_prince_test.3686346991
Short name T328
Test name
Test status
Simulation time 2074098971 ps
CPU time 33.06 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:42 PM PDT 24
Peak memory 146604 kb
Host smart-0746643b-57bb-4544-9d5d-3502b6f58d5d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3686346991 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 243.prim_prince_test.3686346991
Directory /workspace/243.prim_prince_test/latest

Test location /workspace/coverage/default/244.prim_prince_test.558245571
Short name T436
Test name
Test status
Simulation time 1319531149 ps
CPU time 21 seconds
Started Jun 11 12:26:00 PM PDT 24
Finished Jun 11 12:26:27 PM PDT 24
Peak memory 146688 kb
Host smart-69881958-891e-4b26-ac3f-6ec7bc831800
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=558245571 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 244.prim_prince_test.558245571
Directory /workspace/244.prim_prince_test/latest

Test location /workspace/coverage/default/245.prim_prince_test.2231875830
Short name T407
Test name
Test status
Simulation time 3631754202 ps
CPU time 58.05 seconds
Started Jun 11 12:26:04 PM PDT 24
Finished Jun 11 12:27:15 PM PDT 24
Peak memory 146744 kb
Host smart-1a39d762-8e74-4e99-a681-64d0a3aabe13
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2231875830 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 245.prim_prince_test.2231875830
Directory /workspace/245.prim_prince_test/latest

Test location /workspace/coverage/default/246.prim_prince_test.354951779
Short name T488
Test name
Test status
Simulation time 3123133916 ps
CPU time 47.67 seconds
Started Jun 11 12:25:54 PM PDT 24
Finished Jun 11 12:26:50 PM PDT 24
Peak memory 146728 kb
Host smart-04ae45c7-599e-49e6-9278-f9991c62b1fc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=354951779 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 246.prim_prince_test.354951779
Directory /workspace/246.prim_prince_test/latest

Test location /workspace/coverage/default/247.prim_prince_test.4023290537
Short name T290
Test name
Test status
Simulation time 2316521815 ps
CPU time 38.72 seconds
Started Jun 11 12:25:56 PM PDT 24
Finished Jun 11 12:26:45 PM PDT 24
Peak memory 146844 kb
Host smart-c7de77e9-14a9-4124-b7ae-2113ddc92c93
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4023290537 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 247.prim_prince_test.4023290537
Directory /workspace/247.prim_prince_test/latest

Test location /workspace/coverage/default/248.prim_prince_test.3748559332
Short name T413
Test name
Test status
Simulation time 3681035910 ps
CPU time 59.7 seconds
Started Jun 11 12:26:02 PM PDT 24
Finished Jun 11 12:27:16 PM PDT 24
Peak memory 146704 kb
Host smart-115af7f6-fc16-48d6-bde1-f3de53c59c01
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3748559332 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 248.prim_prince_test.3748559332
Directory /workspace/248.prim_prince_test/latest

Test location /workspace/coverage/default/249.prim_prince_test.1644254386
Short name T112
Test name
Test status
Simulation time 2134747872 ps
CPU time 35.12 seconds
Started Jun 11 12:26:02 PM PDT 24
Finished Jun 11 12:26:47 PM PDT 24
Peak memory 146640 kb
Host smart-d276c1fc-bf29-4266-b9d4-9d3ead724ab7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1644254386 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 249.prim_prince_test.1644254386
Directory /workspace/249.prim_prince_test/latest

Test location /workspace/coverage/default/25.prim_prince_test.2235472410
Short name T422
Test name
Test status
Simulation time 2445452083 ps
CPU time 40.18 seconds
Started Jun 11 12:25:22 PM PDT 24
Finished Jun 11 12:26:12 PM PDT 24
Peak memory 146700 kb
Host smart-c1962209-cdb2-4898-b54c-22e01cb1b26b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2235472410 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 25.prim_prince_test.2235472410
Directory /workspace/25.prim_prince_test/latest

Test location /workspace/coverage/default/250.prim_prince_test.2923273905
Short name T168
Test name
Test status
Simulation time 2012008265 ps
CPU time 33.03 seconds
Started Jun 11 12:26:01 PM PDT 24
Finished Jun 11 12:26:43 PM PDT 24
Peak memory 146640 kb
Host smart-84eb2c82-57e7-41aa-934c-f3ed228ab46f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2923273905 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 250.prim_prince_test.2923273905
Directory /workspace/250.prim_prince_test/latest

Test location /workspace/coverage/default/251.prim_prince_test.2375827816
Short name T110
Test name
Test status
Simulation time 1162280954 ps
CPU time 19.49 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:26:42 PM PDT 24
Peak memory 146644 kb
Host smart-3c34b2c0-c872-4e1c-a622-8908fe210e93
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2375827816 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 251.prim_prince_test.2375827816
Directory /workspace/251.prim_prince_test/latest

Test location /workspace/coverage/default/252.prim_prince_test.2662680578
Short name T273
Test name
Test status
Simulation time 2404439709 ps
CPU time 38.08 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:26:53 PM PDT 24
Peak memory 146724 kb
Host smart-37fdab35-b1e1-4ea7-9b9b-23ea589e4c98
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2662680578 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 252.prim_prince_test.2662680578
Directory /workspace/252.prim_prince_test/latest

Test location /workspace/coverage/default/253.prim_prince_test.1318999833
Short name T42
Test name
Test status
Simulation time 1567716285 ps
CPU time 24.93 seconds
Started Jun 11 12:26:05 PM PDT 24
Finished Jun 11 12:26:37 PM PDT 24
Peak memory 146600 kb
Host smart-03eaf22e-0fbd-4ef1-a42d-13fe142b0b67
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1318999833 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 253.prim_prince_test.1318999833
Directory /workspace/253.prim_prince_test/latest

Test location /workspace/coverage/default/254.prim_prince_test.3134092651
Short name T364
Test name
Test status
Simulation time 1756066287 ps
CPU time 27.87 seconds
Started Jun 11 12:26:14 PM PDT 24
Finished Jun 11 12:26:48 PM PDT 24
Peak memory 146660 kb
Host smart-c0f9014a-0750-47ed-9957-8c13ff6504b3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3134092651 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 254.prim_prince_test.3134092651
Directory /workspace/254.prim_prince_test/latest

Test location /workspace/coverage/default/255.prim_prince_test.3950975592
Short name T89
Test name
Test status
Simulation time 1215164452 ps
CPU time 19.65 seconds
Started Jun 11 12:26:14 PM PDT 24
Finished Jun 11 12:26:39 PM PDT 24
Peak memory 146648 kb
Host smart-2e48b5a4-8a2c-4197-8584-26cdeb286353
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3950975592 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 255.prim_prince_test.3950975592
Directory /workspace/255.prim_prince_test/latest

Test location /workspace/coverage/default/256.prim_prince_test.3732041131
Short name T70
Test name
Test status
Simulation time 3542798535 ps
CPU time 57.64 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:27 PM PDT 24
Peak memory 146704 kb
Host smart-b876c49f-10d4-4dc0-8be7-8351654a234e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3732041131 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 256.prim_prince_test.3732041131
Directory /workspace/256.prim_prince_test/latest

Test location /workspace/coverage/default/257.prim_prince_test.930408735
Short name T284
Test name
Test status
Simulation time 3196310050 ps
CPU time 51.96 seconds
Started Jun 11 12:26:13 PM PDT 24
Finished Jun 11 12:27:17 PM PDT 24
Peak memory 146700 kb
Host smart-0d7aa3ad-ab7f-427d-8c1a-2fb1f42b16b5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=930408735 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 257.prim_prince_test.930408735
Directory /workspace/257.prim_prince_test/latest

Test location /workspace/coverage/default/258.prim_prince_test.1865210164
Short name T73
Test name
Test status
Simulation time 2600066734 ps
CPU time 43.21 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:10 PM PDT 24
Peak memory 146708 kb
Host smart-0ce5034c-f54b-4087-b7ac-428c9dd20407
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1865210164 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 258.prim_prince_test.1865210164
Directory /workspace/258.prim_prince_test/latest

Test location /workspace/coverage/default/259.prim_prince_test.1730717716
Short name T300
Test name
Test status
Simulation time 2891488406 ps
CPU time 46.98 seconds
Started Jun 11 12:26:09 PM PDT 24
Finished Jun 11 12:27:06 PM PDT 24
Peak memory 146720 kb
Host smart-4695fed4-e058-4984-850e-c06f57370743
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1730717716 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 259.prim_prince_test.1730717716
Directory /workspace/259.prim_prince_test/latest

Test location /workspace/coverage/default/26.prim_prince_test.3960975772
Short name T173
Test name
Test status
Simulation time 853669668 ps
CPU time 13.77 seconds
Started Jun 11 12:25:33 PM PDT 24
Finished Jun 11 12:25:50 PM PDT 24
Peak memory 146652 kb
Host smart-b354a1f5-896d-45a7-a8d9-2b81d53625ea
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3960975772 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 26.prim_prince_test.3960975772
Directory /workspace/26.prim_prince_test/latest

Test location /workspace/coverage/default/260.prim_prince_test.1902548131
Short name T485
Test name
Test status
Simulation time 2197124793 ps
CPU time 37.04 seconds
Started Jun 11 12:26:10 PM PDT 24
Finished Jun 11 12:26:56 PM PDT 24
Peak memory 146696 kb
Host smart-e7c29513-3f4c-4746-93c6-aaeea64b0897
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1902548131 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 260.prim_prince_test.1902548131
Directory /workspace/260.prim_prince_test/latest

Test location /workspace/coverage/default/261.prim_prince_test.1311766288
Short name T231
Test name
Test status
Simulation time 3512184480 ps
CPU time 57.88 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:27:29 PM PDT 24
Peak memory 146708 kb
Host smart-284f630c-6cd4-4ca5-8a39-cdf64dd78099
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1311766288 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 261.prim_prince_test.1311766288
Directory /workspace/261.prim_prince_test/latest

Test location /workspace/coverage/default/262.prim_prince_test.3070599836
Short name T120
Test name
Test status
Simulation time 2526431845 ps
CPU time 41.56 seconds
Started Jun 11 12:26:12 PM PDT 24
Finished Jun 11 12:27:04 PM PDT 24
Peak memory 146704 kb
Host smart-c1ca6a60-3b1a-438b-89fa-1f108a37d1d6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3070599836 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 262.prim_prince_test.3070599836
Directory /workspace/262.prim_prince_test/latest

Test location /workspace/coverage/default/263.prim_prince_test.3764026964
Short name T181
Test name
Test status
Simulation time 2587479329 ps
CPU time 40.82 seconds
Started Jun 11 12:26:05 PM PDT 24
Finished Jun 11 12:26:56 PM PDT 24
Peak memory 146704 kb
Host smart-af1d2950-6a98-436a-a99a-d2e7bb215904
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3764026964 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 263.prim_prince_test.3764026964
Directory /workspace/263.prim_prince_test/latest

Test location /workspace/coverage/default/264.prim_prince_test.3360313183
Short name T174
Test name
Test status
Simulation time 1272180043 ps
CPU time 20.47 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:26:32 PM PDT 24
Peak memory 146612 kb
Host smart-53f44374-fd05-4dcb-a27d-8ebc977a6b46
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3360313183 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 264.prim_prince_test.3360313183
Directory /workspace/264.prim_prince_test/latest

Test location /workspace/coverage/default/265.prim_prince_test.133668637
Short name T469
Test name
Test status
Simulation time 3213165613 ps
CPU time 53.79 seconds
Started Jun 11 12:26:10 PM PDT 24
Finished Jun 11 12:27:16 PM PDT 24
Peak memory 146708 kb
Host smart-8c830026-1beb-47c2-aec4-d293a0e99e30
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=133668637 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 265.prim_prince_test.133668637
Directory /workspace/265.prim_prince_test/latest

Test location /workspace/coverage/default/266.prim_prince_test.2149103802
Short name T482
Test name
Test status
Simulation time 1279778135 ps
CPU time 20.53 seconds
Started Jun 11 12:26:13 PM PDT 24
Finished Jun 11 12:26:38 PM PDT 24
Peak memory 146672 kb
Host smart-234498d2-4eaa-4bf3-99d8-6e871336b53d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2149103802 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 266.prim_prince_test.2149103802
Directory /workspace/266.prim_prince_test/latest

Test location /workspace/coverage/default/267.prim_prince_test.2250281044
Short name T484
Test name
Test status
Simulation time 1791629502 ps
CPU time 29.12 seconds
Started Jun 11 12:26:13 PM PDT 24
Finished Jun 11 12:26:50 PM PDT 24
Peak memory 146640 kb
Host smart-b31779ba-43a7-41ab-87e3-7fec7bcd7b26
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2250281044 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 267.prim_prince_test.2250281044
Directory /workspace/267.prim_prince_test/latest

Test location /workspace/coverage/default/268.prim_prince_test.226966295
Short name T60
Test name
Test status
Simulation time 2078353685 ps
CPU time 33.94 seconds
Started Jun 11 12:26:10 PM PDT 24
Finished Jun 11 12:26:52 PM PDT 24
Peak memory 146676 kb
Host smart-3a57c3f8-86d4-4b06-a734-13373f9702e7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=226966295 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 268.prim_prince_test.226966295
Directory /workspace/268.prim_prince_test/latest

Test location /workspace/coverage/default/269.prim_prince_test.325308547
Short name T421
Test name
Test status
Simulation time 939621399 ps
CPU time 15.47 seconds
Started Jun 11 12:26:07 PM PDT 24
Finished Jun 11 12:26:27 PM PDT 24
Peak memory 146636 kb
Host smart-bfe978fd-334f-4a20-bf99-886f04d9841f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=325308547 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 269.prim_prince_test.325308547
Directory /workspace/269.prim_prince_test/latest

Test location /workspace/coverage/default/27.prim_prince_test.1058059551
Short name T337
Test name
Test status
Simulation time 1978663025 ps
CPU time 32.04 seconds
Started Jun 11 12:25:32 PM PDT 24
Finished Jun 11 12:26:12 PM PDT 24
Peak memory 146652 kb
Host smart-1191b450-6ccd-4ca1-80f0-2af5f762d5d0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1058059551 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 27.prim_prince_test.1058059551
Directory /workspace/27.prim_prince_test/latest

Test location /workspace/coverage/default/270.prim_prince_test.84024243
Short name T177
Test name
Test status
Simulation time 1306831053 ps
CPU time 21.42 seconds
Started Jun 11 12:26:09 PM PDT 24
Finished Jun 11 12:26:36 PM PDT 24
Peak memory 146608 kb
Host smart-bbf62a3f-c1ba-487a-a11f-289d66b6289c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=84024243 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 270.prim_prince_test.84024243
Directory /workspace/270.prim_prince_test/latest

Test location /workspace/coverage/default/271.prim_prince_test.4057532704
Short name T325
Test name
Test status
Simulation time 1626321656 ps
CPU time 26.09 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:26:40 PM PDT 24
Peak memory 146584 kb
Host smart-62e0610d-1372-4094-8739-c27bf778f71e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4057532704 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 271.prim_prince_test.4057532704
Directory /workspace/271.prim_prince_test/latest

Test location /workspace/coverage/default/272.prim_prince_test.4063010182
Short name T228
Test name
Test status
Simulation time 1205609022 ps
CPU time 20.14 seconds
Started Jun 11 12:26:05 PM PDT 24
Finished Jun 11 12:26:31 PM PDT 24
Peak memory 146668 kb
Host smart-61ea2f4c-14a5-413c-bc7e-8fc5aeaa1e75
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4063010182 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 272.prim_prince_test.4063010182
Directory /workspace/272.prim_prince_test/latest

Test location /workspace/coverage/default/273.prim_prince_test.205848759
Short name T150
Test name
Test status
Simulation time 3598547393 ps
CPU time 58.01 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:27 PM PDT 24
Peak memory 146740 kb
Host smart-db8919cf-b129-4142-bc25-5966955c7053
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=205848759 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 273.prim_prince_test.205848759
Directory /workspace/273.prim_prince_test/latest

Test location /workspace/coverage/default/274.prim_prince_test.2698527770
Short name T424
Test name
Test status
Simulation time 973426331 ps
CPU time 15.78 seconds
Started Jun 11 12:26:13 PM PDT 24
Finished Jun 11 12:26:33 PM PDT 24
Peak memory 146648 kb
Host smart-30b91a7a-adb2-4e0d-a25a-791f5e3a74a9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2698527770 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 274.prim_prince_test.2698527770
Directory /workspace/274.prim_prince_test/latest

Test location /workspace/coverage/default/275.prim_prince_test.3670437061
Short name T203
Test name
Test status
Simulation time 3214466700 ps
CPU time 51.43 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:27:09 PM PDT 24
Peak memory 146720 kb
Host smart-712c30be-c03f-4a3e-9c41-c7a3974e6dd6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3670437061 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 275.prim_prince_test.3670437061
Directory /workspace/275.prim_prince_test/latest

Test location /workspace/coverage/default/276.prim_prince_test.1006600381
Short name T319
Test name
Test status
Simulation time 3325581924 ps
CPU time 53.04 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:27:11 PM PDT 24
Peak memory 146620 kb
Host smart-65608bcf-2002-45d2-80f2-c349fda3ff2f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1006600381 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 276.prim_prince_test.1006600381
Directory /workspace/276.prim_prince_test/latest

Test location /workspace/coverage/default/277.prim_prince_test.3300050657
Short name T85
Test name
Test status
Simulation time 2924116942 ps
CPU time 46.6 seconds
Started Jun 11 12:26:07 PM PDT 24
Finished Jun 11 12:27:04 PM PDT 24
Peak memory 146748 kb
Host smart-13c33d06-cb0b-4dea-aadf-6fcfc6030539
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3300050657 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 277.prim_prince_test.3300050657
Directory /workspace/277.prim_prince_test/latest

Test location /workspace/coverage/default/278.prim_prince_test.4119639777
Short name T455
Test name
Test status
Simulation time 2286334526 ps
CPU time 36.48 seconds
Started Jun 11 12:26:13 PM PDT 24
Finished Jun 11 12:26:58 PM PDT 24
Peak memory 146712 kb
Host smart-8fc554ee-335c-4fbc-8142-949570088286
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4119639777 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 278.prim_prince_test.4119639777
Directory /workspace/278.prim_prince_test/latest

Test location /workspace/coverage/default/279.prim_prince_test.1065456469
Short name T250
Test name
Test status
Simulation time 2116503194 ps
CPU time 34.22 seconds
Started Jun 11 12:26:09 PM PDT 24
Finished Jun 11 12:26:51 PM PDT 24
Peak memory 146676 kb
Host smart-ee074757-4063-47bd-bf00-88be53229f27
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1065456469 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 279.prim_prince_test.1065456469
Directory /workspace/279.prim_prince_test/latest

Test location /workspace/coverage/default/28.prim_prince_test.55719362
Short name T213
Test name
Test status
Simulation time 3050720663 ps
CPU time 49.5 seconds
Started Jun 11 12:25:28 PM PDT 24
Finished Jun 11 12:26:28 PM PDT 24
Peak memory 146656 kb
Host smart-ce1828f0-a397-46c5-ac3f-561e961c599d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=55719362 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 28.prim_prince_test.55719362
Directory /workspace/28.prim_prince_test/latest

Test location /workspace/coverage/default/280.prim_prince_test.3051034187
Short name T13
Test name
Test status
Simulation time 2622828449 ps
CPU time 42.13 seconds
Started Jun 11 12:26:13 PM PDT 24
Finished Jun 11 12:27:05 PM PDT 24
Peak memory 146724 kb
Host smart-98acd1b6-aeea-46fb-887f-c3b01290cb96
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3051034187 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 280.prim_prince_test.3051034187
Directory /workspace/280.prim_prince_test/latest

Test location /workspace/coverage/default/281.prim_prince_test.414886515
Short name T206
Test name
Test status
Simulation time 2792547891 ps
CPU time 44.57 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:27:01 PM PDT 24
Peak memory 146748 kb
Host smart-46bf379a-0787-4382-8968-c8a6bdc86799
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=414886515 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 281.prim_prince_test.414886515
Directory /workspace/281.prim_prince_test/latest

Test location /workspace/coverage/default/282.prim_prince_test.4179933467
Short name T459
Test name
Test status
Simulation time 3299029409 ps
CPU time 51.62 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:27:09 PM PDT 24
Peak memory 146680 kb
Host smart-cace2000-7c30-4bec-b78f-7aa20d936279
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4179933467 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 282.prim_prince_test.4179933467
Directory /workspace/282.prim_prince_test/latest

Test location /workspace/coverage/default/283.prim_prince_test.2761878115
Short name T78
Test name
Test status
Simulation time 1087190991 ps
CPU time 17.37 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:26:28 PM PDT 24
Peak memory 146580 kb
Host smart-9d1fdaf0-2414-4a56-ac15-9747f17b2e41
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2761878115 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 283.prim_prince_test.2761878115
Directory /workspace/283.prim_prince_test/latest

Test location /workspace/coverage/default/284.prim_prince_test.31010456
Short name T430
Test name
Test status
Simulation time 2914773283 ps
CPU time 47.99 seconds
Started Jun 11 12:26:09 PM PDT 24
Finished Jun 11 12:27:08 PM PDT 24
Peak memory 146740 kb
Host smart-92515e8e-947b-4cad-b96c-1cfc99ec0a4d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=31010456 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 284.prim_prince_test.31010456
Directory /workspace/284.prim_prince_test/latest

Test location /workspace/coverage/default/285.prim_prince_test.499345817
Short name T191
Test name
Test status
Simulation time 2786319289 ps
CPU time 43.81 seconds
Started Jun 11 12:26:14 PM PDT 24
Finished Jun 11 12:27:07 PM PDT 24
Peak memory 146716 kb
Host smart-26430161-ce3d-4b50-b2d1-675d9478df91
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=499345817 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 285.prim_prince_test.499345817
Directory /workspace/285.prim_prince_test/latest

Test location /workspace/coverage/default/286.prim_prince_test.2912733206
Short name T252
Test name
Test status
Simulation time 3020870866 ps
CPU time 49.04 seconds
Started Jun 11 12:26:15 PM PDT 24
Finished Jun 11 12:27:15 PM PDT 24
Peak memory 146708 kb
Host smart-a5a5f0f1-16f6-4393-a429-36841029c056
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2912733206 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 286.prim_prince_test.2912733206
Directory /workspace/286.prim_prince_test/latest

Test location /workspace/coverage/default/287.prim_prince_test.651024449
Short name T278
Test name
Test status
Simulation time 1225662163 ps
CPU time 20.45 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:26:33 PM PDT 24
Peak memory 146588 kb
Host smart-b0a64f95-d12c-4e40-8160-0c7f542f0fcf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=651024449 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 287.prim_prince_test.651024449
Directory /workspace/287.prim_prince_test/latest

Test location /workspace/coverage/default/288.prim_prince_test.3265305840
Short name T248
Test name
Test status
Simulation time 2984033767 ps
CPU time 46.99 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:27:04 PM PDT 24
Peak memory 146736 kb
Host smart-a27941aa-db0c-4253-902d-c6a5164a57d4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3265305840 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 288.prim_prince_test.3265305840
Directory /workspace/288.prim_prince_test/latest

Test location /workspace/coverage/default/289.prim_prince_test.2141356648
Short name T47
Test name
Test status
Simulation time 1604616455 ps
CPU time 25.44 seconds
Started Jun 11 12:26:12 PM PDT 24
Finished Jun 11 12:26:43 PM PDT 24
Peak memory 146672 kb
Host smart-db3973f0-1f76-4782-b364-3e23e273c32e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2141356648 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 289.prim_prince_test.2141356648
Directory /workspace/289.prim_prince_test/latest

Test location /workspace/coverage/default/29.prim_prince_test.778093088
Short name T187
Test name
Test status
Simulation time 2483592028 ps
CPU time 40.03 seconds
Started Jun 11 12:25:32 PM PDT 24
Finished Jun 11 12:26:21 PM PDT 24
Peak memory 146644 kb
Host smart-35878b13-c49e-4bbe-bfa0-9b3b56458a7c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=778093088 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 29.prim_prince_test.778093088
Directory /workspace/29.prim_prince_test/latest

Test location /workspace/coverage/default/290.prim_prince_test.1119045318
Short name T116
Test name
Test status
Simulation time 1833802293 ps
CPU time 30.15 seconds
Started Jun 11 12:26:13 PM PDT 24
Finished Jun 11 12:26:51 PM PDT 24
Peak memory 146640 kb
Host smart-4ec35758-083b-4e4f-9d5a-6e0a4f719690
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1119045318 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 290.prim_prince_test.1119045318
Directory /workspace/290.prim_prince_test/latest

Test location /workspace/coverage/default/291.prim_prince_test.1193328228
Short name T381
Test name
Test status
Simulation time 3624604978 ps
CPU time 59.71 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:27:21 PM PDT 24
Peak memory 146688 kb
Host smart-63b448df-b2e4-4dc0-abc4-4ee19051397a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1193328228 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 291.prim_prince_test.1193328228
Directory /workspace/291.prim_prince_test/latest

Test location /workspace/coverage/default/292.prim_prince_test.911864775
Short name T91
Test name
Test status
Simulation time 2990885010 ps
CPU time 47.91 seconds
Started Jun 11 12:26:13 PM PDT 24
Finished Jun 11 12:27:11 PM PDT 24
Peak memory 146728 kb
Host smart-07d2bd9e-f7f2-4501-bf5a-869fa3f6c09f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=911864775 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 292.prim_prince_test.911864775
Directory /workspace/292.prim_prince_test/latest

Test location /workspace/coverage/default/293.prim_prince_test.3119046304
Short name T232
Test name
Test status
Simulation time 929558947 ps
CPU time 15.19 seconds
Started Jun 11 12:26:14 PM PDT 24
Finished Jun 11 12:26:34 PM PDT 24
Peak memory 146648 kb
Host smart-903c0846-4971-4434-9b19-2f545b3558aa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3119046304 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 293.prim_prince_test.3119046304
Directory /workspace/293.prim_prince_test/latest

Test location /workspace/coverage/default/294.prim_prince_test.367814425
Short name T166
Test name
Test status
Simulation time 3441403827 ps
CPU time 55.17 seconds
Started Jun 11 12:26:14 PM PDT 24
Finished Jun 11 12:27:21 PM PDT 24
Peak memory 146728 kb
Host smart-96708655-03f0-4e98-bfb6-4dbb8ea43bed
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=367814425 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 294.prim_prince_test.367814425
Directory /workspace/294.prim_prince_test/latest

Test location /workspace/coverage/default/295.prim_prince_test.1998996287
Short name T317
Test name
Test status
Simulation time 3451527869 ps
CPU time 56.38 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:27:27 PM PDT 24
Peak memory 146704 kb
Host smart-6703361f-0041-4e4e-aafa-d3ddf6419239
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1998996287 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 295.prim_prince_test.1998996287
Directory /workspace/295.prim_prince_test/latest

Test location /workspace/coverage/default/296.prim_prince_test.3374960632
Short name T138
Test name
Test status
Simulation time 1796658703 ps
CPU time 29.01 seconds
Started Jun 11 12:26:08 PM PDT 24
Finished Jun 11 12:26:44 PM PDT 24
Peak memory 146632 kb
Host smart-1d1a6ece-559c-4f3d-a66d-c2f331f7d453
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3374960632 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 296.prim_prince_test.3374960632
Directory /workspace/296.prim_prince_test/latest

Test location /workspace/coverage/default/297.prim_prince_test.3889852604
Short name T172
Test name
Test status
Simulation time 2725231215 ps
CPU time 45.04 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:27:14 PM PDT 24
Peak memory 146708 kb
Host smart-571df648-0dfd-431c-83eb-a439cc237d08
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3889852604 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 297.prim_prince_test.3889852604
Directory /workspace/297.prim_prince_test/latest

Test location /workspace/coverage/default/298.prim_prince_test.528444720
Short name T200
Test name
Test status
Simulation time 1283481248 ps
CPU time 21.13 seconds
Started Jun 11 12:26:14 PM PDT 24
Finished Jun 11 12:26:41 PM PDT 24
Peak memory 146664 kb
Host smart-860800a0-a4b3-413b-ac7f-dd060ed2c7f0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=528444720 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 298.prim_prince_test.528444720
Directory /workspace/298.prim_prince_test/latest

Test location /workspace/coverage/default/299.prim_prince_test.1911664838
Short name T336
Test name
Test status
Simulation time 1311234955 ps
CPU time 21.93 seconds
Started Jun 11 12:26:10 PM PDT 24
Finished Jun 11 12:26:37 PM PDT 24
Peak memory 146672 kb
Host smart-1dcce2ba-096b-4566-88eb-5509ecfb5f8b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1911664838 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 299.prim_prince_test.1911664838
Directory /workspace/299.prim_prince_test/latest

Test location /workspace/coverage/default/3.prim_prince_test.3570570040
Short name T329
Test name
Test status
Simulation time 1942658552 ps
CPU time 31.79 seconds
Started Jun 11 12:25:17 PM PDT 24
Finished Jun 11 12:25:56 PM PDT 24
Peak memory 146680 kb
Host smart-e2148bde-f588-491f-8857-71c3081dd151
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3570570040 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 3.prim_prince_test.3570570040
Directory /workspace/3.prim_prince_test/latest

Test location /workspace/coverage/default/30.prim_prince_test.2070412455
Short name T301
Test name
Test status
Simulation time 1788671081 ps
CPU time 28.97 seconds
Started Jun 11 12:25:32 PM PDT 24
Finished Jun 11 12:26:08 PM PDT 24
Peak memory 146652 kb
Host smart-f7bc090d-d1e5-4627-bbcf-1502fdad2c95
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2070412455 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 30.prim_prince_test.2070412455
Directory /workspace/30.prim_prince_test/latest

Test location /workspace/coverage/default/300.prim_prince_test.1870919304
Short name T388
Test name
Test status
Simulation time 1899766945 ps
CPU time 28.98 seconds
Started Jun 11 12:26:09 PM PDT 24
Finished Jun 11 12:26:44 PM PDT 24
Peak memory 146624 kb
Host smart-5bd21655-a9f9-4e53-a380-14eac5f02ad6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1870919304 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 300.prim_prince_test.1870919304
Directory /workspace/300.prim_prince_test/latest

Test location /workspace/coverage/default/301.prim_prince_test.285026842
Short name T473
Test name
Test status
Simulation time 847355420 ps
CPU time 13.87 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:26:36 PM PDT 24
Peak memory 146604 kb
Host smart-36e11417-cb1b-4262-a965-f8c828279180
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=285026842 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 301.prim_prince_test.285026842
Directory /workspace/301.prim_prince_test/latest

Test location /workspace/coverage/default/302.prim_prince_test.67561871
Short name T302
Test name
Test status
Simulation time 1443840480 ps
CPU time 22.85 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:26:36 PM PDT 24
Peak memory 146636 kb
Host smart-0b773827-6608-4961-8561-bf95d1f421d7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=67561871 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 302.prim_prince_test.67561871
Directory /workspace/302.prim_prince_test/latest

Test location /workspace/coverage/default/303.prim_prince_test.1266154942
Short name T356
Test name
Test status
Simulation time 2066136135 ps
CPU time 32.98 seconds
Started Jun 11 12:26:07 PM PDT 24
Finished Jun 11 12:26:48 PM PDT 24
Peak memory 146616 kb
Host smart-0438db9a-2e85-4230-a27c-1e180d435548
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1266154942 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 303.prim_prince_test.1266154942
Directory /workspace/303.prim_prince_test/latest

Test location /workspace/coverage/default/304.prim_prince_test.1826312595
Short name T318
Test name
Test status
Simulation time 2819251817 ps
CPU time 44.8 seconds
Started Jun 11 12:26:05 PM PDT 24
Finished Jun 11 12:27:01 PM PDT 24
Peak memory 146736 kb
Host smart-b14d936b-4b55-433e-b653-a6874dbbcdb7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1826312595 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 304.prim_prince_test.1826312595
Directory /workspace/304.prim_prince_test/latest

Test location /workspace/coverage/default/305.prim_prince_test.78314826
Short name T77
Test name
Test status
Simulation time 2931696859 ps
CPU time 48.08 seconds
Started Jun 11 12:26:09 PM PDT 24
Finished Jun 11 12:27:08 PM PDT 24
Peak memory 146652 kb
Host smart-5dcd63ba-c1f0-43a9-9878-19e1e77dab7d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=78314826 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 305.prim_prince_test.78314826
Directory /workspace/305.prim_prince_test/latest

Test location /workspace/coverage/default/306.prim_prince_test.1473766243
Short name T373
Test name
Test status
Simulation time 3313424027 ps
CPU time 54.12 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:27:25 PM PDT 24
Peak memory 146608 kb
Host smart-3d5c0c99-4d53-4a90-9a22-06e67aeba5b7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1473766243 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 306.prim_prince_test.1473766243
Directory /workspace/306.prim_prince_test/latest

Test location /workspace/coverage/default/307.prim_prince_test.1145843949
Short name T109
Test name
Test status
Simulation time 1986895619 ps
CPU time 32.36 seconds
Started Jun 11 12:26:14 PM PDT 24
Finished Jun 11 12:26:54 PM PDT 24
Peak memory 146660 kb
Host smart-18fb48db-219d-48f4-9e27-97bb5e807084
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1145843949 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 307.prim_prince_test.1145843949
Directory /workspace/307.prim_prince_test/latest

Test location /workspace/coverage/default/308.prim_prince_test.1447303333
Short name T345
Test name
Test status
Simulation time 2212013878 ps
CPU time 36.42 seconds
Started Jun 11 12:26:10 PM PDT 24
Finished Jun 11 12:26:55 PM PDT 24
Peak memory 146704 kb
Host smart-5e083746-e6dc-4f9f-b882-337d56560b10
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1447303333 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 308.prim_prince_test.1447303333
Directory /workspace/308.prim_prince_test/latest

Test location /workspace/coverage/default/309.prim_prince_test.1251444647
Short name T371
Test name
Test status
Simulation time 3075801755 ps
CPU time 50.13 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:27:19 PM PDT 24
Peak memory 146704 kb
Host smart-e458b805-4645-465d-aa01-c0c5a856a29b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1251444647 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 309.prim_prince_test.1251444647
Directory /workspace/309.prim_prince_test/latest

Test location /workspace/coverage/default/31.prim_prince_test.3161131890
Short name T236
Test name
Test status
Simulation time 1381717440 ps
CPU time 22.34 seconds
Started Jun 11 12:25:29 PM PDT 24
Finished Jun 11 12:25:57 PM PDT 24
Peak memory 146676 kb
Host smart-9035fd42-c200-4a8e-a798-ba01a746838e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3161131890 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 31.prim_prince_test.3161131890
Directory /workspace/31.prim_prince_test/latest

Test location /workspace/coverage/default/310.prim_prince_test.911870555
Short name T339
Test name
Test status
Simulation time 2871359186 ps
CPU time 46.78 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:27:15 PM PDT 24
Peak memory 146740 kb
Host smart-17709c91-9e02-456b-a2c7-99e320f97732
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=911870555 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 310.prim_prince_test.911870555
Directory /workspace/310.prim_prince_test/latest

Test location /workspace/coverage/default/311.prim_prince_test.1739500754
Short name T370
Test name
Test status
Simulation time 2375558082 ps
CPU time 39.71 seconds
Started Jun 11 12:26:25 PM PDT 24
Finished Jun 11 12:27:14 PM PDT 24
Peak memory 146736 kb
Host smart-483928b9-c724-4f2a-8f71-b3604fa6d500
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1739500754 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 311.prim_prince_test.1739500754
Directory /workspace/311.prim_prince_test/latest

Test location /workspace/coverage/default/312.prim_prince_test.1437762140
Short name T365
Test name
Test status
Simulation time 3233183758 ps
CPU time 53.3 seconds
Started Jun 11 12:26:18 PM PDT 24
Finished Jun 11 12:27:24 PM PDT 24
Peak memory 146704 kb
Host smart-563c3a4f-7490-4a63-b873-34d7d64d2544
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1437762140 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 312.prim_prince_test.1437762140
Directory /workspace/312.prim_prince_test/latest

Test location /workspace/coverage/default/313.prim_prince_test.3162196974
Short name T281
Test name
Test status
Simulation time 3358550578 ps
CPU time 55.83 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:27:26 PM PDT 24
Peak memory 146724 kb
Host smart-389ac34d-8592-4bd9-bb3c-eadc9db1e623
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3162196974 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 313.prim_prince_test.3162196974
Directory /workspace/313.prim_prince_test/latest

Test location /workspace/coverage/default/314.prim_prince_test.2704479270
Short name T274
Test name
Test status
Simulation time 2562234899 ps
CPU time 41.61 seconds
Started Jun 11 12:26:14 PM PDT 24
Finished Jun 11 12:27:05 PM PDT 24
Peak memory 146724 kb
Host smart-0e34c7a8-561c-41ef-ad70-b8e531f7313e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2704479270 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 314.prim_prince_test.2704479270
Directory /workspace/314.prim_prince_test/latest

Test location /workspace/coverage/default/315.prim_prince_test.3816698468
Short name T390
Test name
Test status
Simulation time 2647751146 ps
CPU time 42.94 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:10 PM PDT 24
Peak memory 146736 kb
Host smart-a70bd23a-3444-4975-a6c7-a211404d1123
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3816698468 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 315.prim_prince_test.3816698468
Directory /workspace/315.prim_prince_test/latest

Test location /workspace/coverage/default/316.prim_prince_test.721300226
Short name T147
Test name
Test status
Simulation time 1392033450 ps
CPU time 23.02 seconds
Started Jun 11 12:26:13 PM PDT 24
Finished Jun 11 12:26:43 PM PDT 24
Peak memory 146588 kb
Host smart-617385e4-ce7d-4d08-8ef0-e354e284a98c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=721300226 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 316.prim_prince_test.721300226
Directory /workspace/316.prim_prince_test/latest

Test location /workspace/coverage/default/317.prim_prince_test.1813140813
Short name T490
Test name
Test status
Simulation time 2526961421 ps
CPU time 41.17 seconds
Started Jun 11 12:26:18 PM PDT 24
Finished Jun 11 12:27:09 PM PDT 24
Peak memory 146736 kb
Host smart-046e1ced-5ff8-4b31-90fe-b32b7de9426e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1813140813 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 317.prim_prince_test.1813140813
Directory /workspace/317.prim_prince_test/latest

Test location /workspace/coverage/default/318.prim_prince_test.3898889726
Short name T304
Test name
Test status
Simulation time 2767681400 ps
CPU time 44.64 seconds
Started Jun 11 12:26:13 PM PDT 24
Finished Jun 11 12:27:08 PM PDT 24
Peak memory 146648 kb
Host smart-6bc15f45-33d7-460c-8e8b-05a5410375a6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3898889726 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 318.prim_prince_test.3898889726
Directory /workspace/318.prim_prince_test/latest

Test location /workspace/coverage/default/319.prim_prince_test.3582337190
Short name T36
Test name
Test status
Simulation time 1871707490 ps
CPU time 30.61 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:26:55 PM PDT 24
Peak memory 146672 kb
Host smart-49f76235-0323-466f-9739-9c5fbef0fb1a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3582337190 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 319.prim_prince_test.3582337190
Directory /workspace/319.prim_prince_test/latest

Test location /workspace/coverage/default/32.prim_prince_test.3829041913
Short name T119
Test name
Test status
Simulation time 1387370308 ps
CPU time 22.37 seconds
Started Jun 11 12:25:33 PM PDT 24
Finished Jun 11 12:26:01 PM PDT 24
Peak memory 146652 kb
Host smart-b0d99adc-667d-4ce4-95f1-45998ffdb3e1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3829041913 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 32.prim_prince_test.3829041913
Directory /workspace/32.prim_prince_test/latest

Test location /workspace/coverage/default/320.prim_prince_test.1241738734
Short name T465
Test name
Test status
Simulation time 3269168033 ps
CPU time 52.55 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:20 PM PDT 24
Peak memory 146740 kb
Host smart-3a1abcb7-45c7-4647-93c0-446bb233b8ca
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1241738734 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 320.prim_prince_test.1241738734
Directory /workspace/320.prim_prince_test/latest

Test location /workspace/coverage/default/321.prim_prince_test.2674960033
Short name T311
Test name
Test status
Simulation time 1012439758 ps
CPU time 16.86 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:26:38 PM PDT 24
Peak memory 146628 kb
Host smart-ba2d79f1-a208-4c84-b1c6-012f6b4bfb85
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2674960033 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 321.prim_prince_test.2674960033
Directory /workspace/321.prim_prince_test/latest

Test location /workspace/coverage/default/322.prim_prince_test.3444803487
Short name T400
Test name
Test status
Simulation time 2499141856 ps
CPU time 40.52 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:07 PM PDT 24
Peak memory 146692 kb
Host smart-5a493399-8dc2-4907-909c-45327a189b16
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3444803487 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 322.prim_prince_test.3444803487
Directory /workspace/322.prim_prince_test/latest

Test location /workspace/coverage/default/323.prim_prince_test.3270477167
Short name T156
Test name
Test status
Simulation time 3590460336 ps
CPU time 58.39 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:28 PM PDT 24
Peak memory 146692 kb
Host smart-b13e6147-cc1c-42c9-86fd-1f6cbba0b23f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3270477167 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 323.prim_prince_test.3270477167
Directory /workspace/323.prim_prince_test/latest

Test location /workspace/coverage/default/324.prim_prince_test.369980964
Short name T244
Test name
Test status
Simulation time 1107411026 ps
CPU time 18.26 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:26:41 PM PDT 24
Peak memory 146472 kb
Host smart-73bed90f-7888-47f0-9600-6113eee4137c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=369980964 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 324.prim_prince_test.369980964
Directory /workspace/324.prim_prince_test/latest

Test location /workspace/coverage/default/325.prim_prince_test.3738211973
Short name T190
Test name
Test status
Simulation time 2974956628 ps
CPU time 48.45 seconds
Started Jun 11 12:26:11 PM PDT 24
Finished Jun 11 12:27:10 PM PDT 24
Peak memory 146748 kb
Host smart-995d77f6-a50c-416e-9953-d3b4de89242e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3738211973 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 325.prim_prince_test.3738211973
Directory /workspace/325.prim_prince_test/latest

Test location /workspace/coverage/default/326.prim_prince_test.1774102686
Short name T398
Test name
Test status
Simulation time 2724407612 ps
CPU time 43.77 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:27:11 PM PDT 24
Peak memory 146740 kb
Host smart-fa6817da-6bf0-40e2-8621-c4fc79480aeb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1774102686 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 326.prim_prince_test.1774102686
Directory /workspace/326.prim_prince_test/latest

Test location /workspace/coverage/default/327.prim_prince_test.3815649099
Short name T175
Test name
Test status
Simulation time 2829756664 ps
CPU time 46.74 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:14 PM PDT 24
Peak memory 146692 kb
Host smart-2b50fd2c-7ac3-4db8-aaad-3fb232508218
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3815649099 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 327.prim_prince_test.3815649099
Directory /workspace/327.prim_prince_test/latest

Test location /workspace/coverage/default/328.prim_prince_test.2489189182
Short name T408
Test name
Test status
Simulation time 1224061165 ps
CPU time 20.42 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:26:43 PM PDT 24
Peak memory 146628 kb
Host smart-5bcab698-5f1e-4210-8dc2-4387607e6edd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2489189182 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 328.prim_prince_test.2489189182
Directory /workspace/328.prim_prince_test/latest

Test location /workspace/coverage/default/329.prim_prince_test.196985594
Short name T105
Test name
Test status
Simulation time 3192319964 ps
CPU time 50.43 seconds
Started Jun 11 12:26:18 PM PDT 24
Finished Jun 11 12:27:20 PM PDT 24
Peak memory 146748 kb
Host smart-fc80fb42-2c79-4f44-980e-ec8a67d767f6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=196985594 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 329.prim_prince_test.196985594
Directory /workspace/329.prim_prince_test/latest

Test location /workspace/coverage/default/33.prim_prince_test.2520309686
Short name T344
Test name
Test status
Simulation time 2477536850 ps
CPU time 38.83 seconds
Started Jun 11 12:25:50 PM PDT 24
Finished Jun 11 12:26:37 PM PDT 24
Peak memory 146624 kb
Host smart-18700538-e307-4e99-a1ce-6409775e8de8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2520309686 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 33.prim_prince_test.2520309686
Directory /workspace/33.prim_prince_test/latest

Test location /workspace/coverage/default/330.prim_prince_test.2781423483
Short name T348
Test name
Test status
Simulation time 1223868799 ps
CPU time 19.56 seconds
Started Jun 11 12:26:18 PM PDT 24
Finished Jun 11 12:26:43 PM PDT 24
Peak memory 146680 kb
Host smart-7601c610-d351-4290-87c6-43638f661ee2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2781423483 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 330.prim_prince_test.2781423483
Directory /workspace/330.prim_prince_test/latest

Test location /workspace/coverage/default/331.prim_prince_test.214180034
Short name T270
Test name
Test status
Simulation time 3182956744 ps
CPU time 51.08 seconds
Started Jun 11 12:26:18 PM PDT 24
Finished Jun 11 12:27:20 PM PDT 24
Peak memory 146748 kb
Host smart-8381847f-5806-4bf1-8a26-7d57d83d198b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=214180034 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 331.prim_prince_test.214180034
Directory /workspace/331.prim_prince_test/latest

Test location /workspace/coverage/default/332.prim_prince_test.937131719
Short name T497
Test name
Test status
Simulation time 2967123178 ps
CPU time 47.1 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:13 PM PDT 24
Peak memory 146744 kb
Host smart-3c82090b-281f-4fe1-a539-fb82eca4869d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=937131719 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 332.prim_prince_test.937131719
Directory /workspace/332.prim_prince_test/latest

Test location /workspace/coverage/default/333.prim_prince_test.3281507401
Short name T492
Test name
Test status
Simulation time 2994763298 ps
CPU time 47.38 seconds
Started Jun 11 12:26:19 PM PDT 24
Finished Jun 11 12:27:17 PM PDT 24
Peak memory 146744 kb
Host smart-e184cc4b-bc79-4398-a637-a1a792490c7d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3281507401 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 333.prim_prince_test.3281507401
Directory /workspace/333.prim_prince_test/latest

Test location /workspace/coverage/default/334.prim_prince_test.1984601176
Short name T395
Test name
Test status
Simulation time 2400820332 ps
CPU time 38.93 seconds
Started Jun 11 12:26:25 PM PDT 24
Finished Jun 11 12:27:13 PM PDT 24
Peak memory 146720 kb
Host smart-179f0053-c159-494f-bad0-efbcdeb54590
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1984601176 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 334.prim_prince_test.1984601176
Directory /workspace/334.prim_prince_test/latest

Test location /workspace/coverage/default/335.prim_prince_test.952867994
Short name T474
Test name
Test status
Simulation time 992204035 ps
CPU time 16.19 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:26:37 PM PDT 24
Peak memory 146672 kb
Host smart-4a8a569e-1a00-4afe-9791-48bc2b5c3324
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=952867994 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 335.prim_prince_test.952867994
Directory /workspace/335.prim_prince_test/latest

Test location /workspace/coverage/default/336.prim_prince_test.3390124734
Short name T429
Test name
Test status
Simulation time 1240959269 ps
CPU time 20.79 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:26:53 PM PDT 24
Peak memory 146656 kb
Host smart-2e4b0e5f-a9ce-48b5-a5cb-e686316e96ee
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3390124734 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 336.prim_prince_test.3390124734
Directory /workspace/336.prim_prince_test/latest

Test location /workspace/coverage/default/337.prim_prince_test.1536464401
Short name T419
Test name
Test status
Simulation time 1124210574 ps
CPU time 18.84 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:26:51 PM PDT 24
Peak memory 146656 kb
Host smart-39cfaac2-d39e-4f05-9e0f-139ba87d7b94
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1536464401 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 337.prim_prince_test.1536464401
Directory /workspace/337.prim_prince_test/latest

Test location /workspace/coverage/default/338.prim_prince_test.3549742514
Short name T114
Test name
Test status
Simulation time 1992112037 ps
CPU time 32.18 seconds
Started Jun 11 12:26:20 PM PDT 24
Finished Jun 11 12:27:00 PM PDT 24
Peak memory 146680 kb
Host smart-571cb559-f1aa-440e-af91-7fab7c652951
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3549742514 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 338.prim_prince_test.3549742514
Directory /workspace/338.prim_prince_test/latest

Test location /workspace/coverage/default/339.prim_prince_test.1049763377
Short name T386
Test name
Test status
Simulation time 1922941454 ps
CPU time 31.26 seconds
Started Jun 11 12:26:25 PM PDT 24
Finished Jun 11 12:27:03 PM PDT 24
Peak memory 146656 kb
Host smart-cf6d67ca-8019-4b31-aad4-92c0465c1b57
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1049763377 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 339.prim_prince_test.1049763377
Directory /workspace/339.prim_prince_test/latest

Test location /workspace/coverage/default/34.prim_prince_test.1369842228
Short name T275
Test name
Test status
Simulation time 1235952348 ps
CPU time 20.59 seconds
Started Jun 11 12:25:38 PM PDT 24
Finished Jun 11 12:26:03 PM PDT 24
Peak memory 146636 kb
Host smart-3a3f63f2-1c47-4b8e-b80e-7ce8d3e5ab9d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1369842228 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 34.prim_prince_test.1369842228
Directory /workspace/34.prim_prince_test/latest

Test location /workspace/coverage/default/340.prim_prince_test.1086224230
Short name T159
Test name
Test status
Simulation time 3507842455 ps
CPU time 57.58 seconds
Started Jun 11 12:26:21 PM PDT 24
Finished Jun 11 12:27:32 PM PDT 24
Peak memory 146692 kb
Host smart-52fc0622-c95e-4bb6-a056-1bae015a01ad
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1086224230 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 340.prim_prince_test.1086224230
Directory /workspace/340.prim_prince_test/latest

Test location /workspace/coverage/default/341.prim_prince_test.2025633228
Short name T8
Test name
Test status
Simulation time 3207323328 ps
CPU time 53.28 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:27:32 PM PDT 24
Peak memory 146720 kb
Host smart-834a793b-80d8-4e81-87aa-78a39b8399b8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2025633228 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 341.prim_prince_test.2025633228
Directory /workspace/341.prim_prince_test/latest

Test location /workspace/coverage/default/342.prim_prince_test.4078275303
Short name T17
Test name
Test status
Simulation time 2686829932 ps
CPU time 44.08 seconds
Started Jun 11 12:26:11 PM PDT 24
Finished Jun 11 12:27:05 PM PDT 24
Peak memory 146700 kb
Host smart-437ffc14-56a3-426f-9de8-2b3d8f6ecb8c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4078275303 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 342.prim_prince_test.4078275303
Directory /workspace/342.prim_prince_test/latest

Test location /workspace/coverage/default/343.prim_prince_test.3368766706
Short name T67
Test name
Test status
Simulation time 1680902468 ps
CPU time 27.53 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:27:01 PM PDT 24
Peak memory 146656 kb
Host smart-0b9935e6-469c-4f9a-a2e8-c46f52590225
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3368766706 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 343.prim_prince_test.3368766706
Directory /workspace/343.prim_prince_test/latest

Test location /workspace/coverage/default/344.prim_prince_test.976983480
Short name T63
Test name
Test status
Simulation time 2812695012 ps
CPU time 46.38 seconds
Started Jun 11 12:26:21 PM PDT 24
Finished Jun 11 12:27:18 PM PDT 24
Peak memory 146680 kb
Host smart-bbeff72f-1537-4c2b-8f08-48775540b6d5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=976983480 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 344.prim_prince_test.976983480
Directory /workspace/344.prim_prince_test/latest

Test location /workspace/coverage/default/345.prim_prince_test.2002427151
Short name T463
Test name
Test status
Simulation time 887875389 ps
CPU time 14.94 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:26:46 PM PDT 24
Peak memory 146656 kb
Host smart-fb7fe814-12b5-414d-b793-343d63ad54bf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2002427151 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 345.prim_prince_test.2002427151
Directory /workspace/345.prim_prince_test/latest

Test location /workspace/coverage/default/346.prim_prince_test.3594196121
Short name T357
Test name
Test status
Simulation time 1956107920 ps
CPU time 32.69 seconds
Started Jun 11 12:26:28 PM PDT 24
Finished Jun 11 12:27:11 PM PDT 24
Peak memory 146656 kb
Host smart-23540f04-9946-4689-9c36-3a9d83c5f90c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3594196121 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 346.prim_prince_test.3594196121
Directory /workspace/346.prim_prince_test/latest

Test location /workspace/coverage/default/347.prim_prince_test.578928915
Short name T341
Test name
Test status
Simulation time 1760074669 ps
CPU time 28.55 seconds
Started Jun 11 12:26:21 PM PDT 24
Finished Jun 11 12:26:57 PM PDT 24
Peak memory 146624 kb
Host smart-d0831b7d-d162-4d64-b289-fd5815dfbda5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=578928915 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 347.prim_prince_test.578928915
Directory /workspace/347.prim_prince_test/latest

Test location /workspace/coverage/default/348.prim_prince_test.324958143
Short name T355
Test name
Test status
Simulation time 2647818997 ps
CPU time 43.23 seconds
Started Jun 11 12:26:20 PM PDT 24
Finished Jun 11 12:27:14 PM PDT 24
Peak memory 146696 kb
Host smart-a4b6abf4-d9ec-4fdc-8e12-c2d313e661d6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=324958143 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 348.prim_prince_test.324958143
Directory /workspace/348.prim_prince_test/latest

Test location /workspace/coverage/default/349.prim_prince_test.2580549451
Short name T353
Test name
Test status
Simulation time 1029499074 ps
CPU time 17.1 seconds
Started Jun 11 12:26:21 PM PDT 24
Finished Jun 11 12:26:44 PM PDT 24
Peak memory 146628 kb
Host smart-49f848b5-4604-49b3-922d-018675063cf7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2580549451 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 349.prim_prince_test.2580549451
Directory /workspace/349.prim_prince_test/latest

Test location /workspace/coverage/default/35.prim_prince_test.1798916911
Short name T367
Test name
Test status
Simulation time 2747949339 ps
CPU time 44.49 seconds
Started Jun 11 12:25:35 PM PDT 24
Finished Jun 11 12:26:29 PM PDT 24
Peak memory 146724 kb
Host smart-25a17228-205e-4a78-b49e-ca42e2fbb6bd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1798916911 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 35.prim_prince_test.1798916911
Directory /workspace/35.prim_prince_test/latest

Test location /workspace/coverage/default/350.prim_prince_test.1142680528
Short name T342
Test name
Test status
Simulation time 3274054606 ps
CPU time 54.08 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:27:33 PM PDT 24
Peak memory 146720 kb
Host smart-32c438c1-d559-42ab-a3ed-1184ba45da87
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1142680528 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 350.prim_prince_test.1142680528
Directory /workspace/350.prim_prince_test/latest

Test location /workspace/coverage/default/351.prim_prince_test.2322335144
Short name T324
Test name
Test status
Simulation time 2539379034 ps
CPU time 42.17 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:10 PM PDT 24
Peak memory 146696 kb
Host smart-2a3619b0-747f-4680-ad55-df893851b834
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2322335144 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 351.prim_prince_test.2322335144
Directory /workspace/351.prim_prince_test/latest

Test location /workspace/coverage/default/352.prim_prince_test.1344593229
Short name T351
Test name
Test status
Simulation time 3551797653 ps
CPU time 56.65 seconds
Started Jun 11 12:26:11 PM PDT 24
Finished Jun 11 12:27:19 PM PDT 24
Peak memory 146740 kb
Host smart-07278ec2-bd35-49a8-9673-a2ca8ae2e50e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1344593229 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 352.prim_prince_test.1344593229
Directory /workspace/352.prim_prince_test/latest

Test location /workspace/coverage/default/353.prim_prince_test.3108617112
Short name T4
Test name
Test status
Simulation time 1366979083 ps
CPU time 22.63 seconds
Started Jun 11 12:26:21 PM PDT 24
Finished Jun 11 12:26:50 PM PDT 24
Peak memory 146628 kb
Host smart-09e187cf-3548-4106-bca6-ff66881858fb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3108617112 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 353.prim_prince_test.3108617112
Directory /workspace/353.prim_prince_test/latest

Test location /workspace/coverage/default/354.prim_prince_test.1679053625
Short name T321
Test name
Test status
Simulation time 2620788787 ps
CPU time 43.77 seconds
Started Jun 11 12:26:15 PM PDT 24
Finished Jun 11 12:27:11 PM PDT 24
Peak memory 146696 kb
Host smart-34a817d7-7d8e-4424-a63b-8d75b07a1805
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1679053625 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 354.prim_prince_test.1679053625
Directory /workspace/354.prim_prince_test/latest

Test location /workspace/coverage/default/355.prim_prince_test.1975244692
Short name T65
Test name
Test status
Simulation time 920627306 ps
CPU time 15.43 seconds
Started Jun 11 12:26:21 PM PDT 24
Finished Jun 11 12:26:42 PM PDT 24
Peak memory 146628 kb
Host smart-50471aca-c42b-4062-9d58-cca48360f5b3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1975244692 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 355.prim_prince_test.1975244692
Directory /workspace/355.prim_prince_test/latest

Test location /workspace/coverage/default/356.prim_prince_test.624804555
Short name T477
Test name
Test status
Simulation time 3706954865 ps
CPU time 60.65 seconds
Started Jun 11 12:26:20 PM PDT 24
Finished Jun 11 12:27:35 PM PDT 24
Peak memory 146696 kb
Host smart-4723c8fa-a00f-40c3-97b8-ce5fb1dba421
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=624804555 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 356.prim_prince_test.624804555
Directory /workspace/356.prim_prince_test/latest

Test location /workspace/coverage/default/357.prim_prince_test.2831935140
Short name T333
Test name
Test status
Simulation time 2431590582 ps
CPU time 39.55 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:06 PM PDT 24
Peak memory 146696 kb
Host smart-8cc0811d-c600-4ee0-b07b-0a78eddd5076
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2831935140 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 357.prim_prince_test.2831935140
Directory /workspace/357.prim_prince_test/latest

Test location /workspace/coverage/default/358.prim_prince_test.1772970681
Short name T340
Test name
Test status
Simulation time 1386093847 ps
CPU time 23.1 seconds
Started Jun 11 12:26:12 PM PDT 24
Finished Jun 11 12:26:41 PM PDT 24
Peak memory 146652 kb
Host smart-7cc9de74-388d-4cf7-938d-0b50852e30ea
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1772970681 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 358.prim_prince_test.1772970681
Directory /workspace/358.prim_prince_test/latest

Test location /workspace/coverage/default/359.prim_prince_test.723739140
Short name T194
Test name
Test status
Simulation time 857252074 ps
CPU time 14.17 seconds
Started Jun 11 12:26:22 PM PDT 24
Finished Jun 11 12:26:41 PM PDT 24
Peak memory 146632 kb
Host smart-64f1ec7e-3f34-43fb-9dcb-059a18882431
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=723739140 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 359.prim_prince_test.723739140
Directory /workspace/359.prim_prince_test/latest

Test location /workspace/coverage/default/36.prim_prince_test.3099067773
Short name T486
Test name
Test status
Simulation time 2330133368 ps
CPU time 37.6 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:27 PM PDT 24
Peak memory 146692 kb
Host smart-1910c175-5fe4-43fd-8a5e-f0946b25ff48
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3099067773 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 36.prim_prince_test.3099067773
Directory /workspace/36.prim_prince_test/latest

Test location /workspace/coverage/default/360.prim_prince_test.3455546132
Short name T136
Test name
Test status
Simulation time 1408972052 ps
CPU time 23.01 seconds
Started Jun 11 12:26:14 PM PDT 24
Finished Jun 11 12:26:43 PM PDT 24
Peak memory 146584 kb
Host smart-33471498-9370-4724-a1c8-68cc040d40e8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3455546132 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 360.prim_prince_test.3455546132
Directory /workspace/360.prim_prince_test/latest

Test location /workspace/coverage/default/361.prim_prince_test.289195550
Short name T199
Test name
Test status
Simulation time 3666056996 ps
CPU time 59.51 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:27:31 PM PDT 24
Peak memory 146708 kb
Host smart-cffdb87b-9b94-41f6-9de4-1f32b20534bc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=289195550 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 361.prim_prince_test.289195550
Directory /workspace/361.prim_prince_test/latest

Test location /workspace/coverage/default/362.prim_prince_test.1217866831
Short name T234
Test name
Test status
Simulation time 2299978463 ps
CPU time 36.74 seconds
Started Jun 11 12:26:15 PM PDT 24
Finished Jun 11 12:27:00 PM PDT 24
Peak memory 146740 kb
Host smart-d16744ef-71db-4a30-9e05-6add3dbd948b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1217866831 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 362.prim_prince_test.1217866831
Directory /workspace/362.prim_prince_test/latest

Test location /workspace/coverage/default/363.prim_prince_test.2972411176
Short name T48
Test name
Test status
Simulation time 3382403563 ps
CPU time 53.37 seconds
Started Jun 11 12:26:14 PM PDT 24
Finished Jun 11 12:27:19 PM PDT 24
Peak memory 146648 kb
Host smart-d6ca199e-4c60-479e-a3a8-97d5606a7112
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2972411176 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 363.prim_prince_test.2972411176
Directory /workspace/363.prim_prince_test/latest

Test location /workspace/coverage/default/364.prim_prince_test.2461821257
Short name T312
Test name
Test status
Simulation time 1404850689 ps
CPU time 22.9 seconds
Started Jun 11 12:26:13 PM PDT 24
Finished Jun 11 12:26:42 PM PDT 24
Peak memory 146584 kb
Host smart-ce92a9e1-2a35-4b67-b6b6-8496d4cbc7c4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2461821257 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 364.prim_prince_test.2461821257
Directory /workspace/364.prim_prince_test/latest

Test location /workspace/coverage/default/365.prim_prince_test.1067051332
Short name T377
Test name
Test status
Simulation time 997189576 ps
CPU time 15.95 seconds
Started Jun 11 12:26:06 PM PDT 24
Finished Jun 11 12:26:27 PM PDT 24
Peak memory 146580 kb
Host smart-f4afa52c-1d11-4471-b64c-f745f6dd9f74
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1067051332 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 365.prim_prince_test.1067051332
Directory /workspace/365.prim_prince_test/latest

Test location /workspace/coverage/default/366.prim_prince_test.152239734
Short name T415
Test name
Test status
Simulation time 2533969730 ps
CPU time 41.97 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:27:10 PM PDT 24
Peak memory 146708 kb
Host smart-73815411-8f12-4128-935d-2d4f9b7198a9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=152239734 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 366.prim_prince_test.152239734
Directory /workspace/366.prim_prince_test/latest

Test location /workspace/coverage/default/367.prim_prince_test.1925777681
Short name T53
Test name
Test status
Simulation time 2317404744 ps
CPU time 37.32 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:27:03 PM PDT 24
Peak memory 146576 kb
Host smart-89228c04-f879-44a0-adbb-e9364329232e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1925777681 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 367.prim_prince_test.1925777681
Directory /workspace/367.prim_prince_test/latest

Test location /workspace/coverage/default/368.prim_prince_test.1824715826
Short name T46
Test name
Test status
Simulation time 1049868843 ps
CPU time 17.6 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:26:40 PM PDT 24
Peak memory 146640 kb
Host smart-da321024-a5d1-42f7-ac20-c09533563dfd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1824715826 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 368.prim_prince_test.1824715826
Directory /workspace/368.prim_prince_test/latest

Test location /workspace/coverage/default/369.prim_prince_test.1316849480
Short name T68
Test name
Test status
Simulation time 1760874565 ps
CPU time 28.9 seconds
Started Jun 11 12:26:17 PM PDT 24
Finished Jun 11 12:26:54 PM PDT 24
Peak memory 146640 kb
Host smart-3a75bd13-9676-419b-8e49-817f51dadb59
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1316849480 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 369.prim_prince_test.1316849480
Directory /workspace/369.prim_prince_test/latest

Test location /workspace/coverage/default/37.prim_prince_test.3450854397
Short name T217
Test name
Test status
Simulation time 3609806305 ps
CPU time 56.18 seconds
Started Jun 11 12:25:41 PM PDT 24
Finished Jun 11 12:26:48 PM PDT 24
Peak memory 146728 kb
Host smart-4996e0e0-85d5-453a-8dd1-087b136970d4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3450854397 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 37.prim_prince_test.3450854397
Directory /workspace/37.prim_prince_test/latest

Test location /workspace/coverage/default/370.prim_prince_test.768275219
Short name T412
Test name
Test status
Simulation time 2026242232 ps
CPU time 32.35 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:26:56 PM PDT 24
Peak memory 146680 kb
Host smart-473c7f11-234e-45ac-b963-46cd97161711
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=768275219 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 370.prim_prince_test.768275219
Directory /workspace/370.prim_prince_test/latest

Test location /workspace/coverage/default/371.prim_prince_test.827299740
Short name T180
Test name
Test status
Simulation time 1915222480 ps
CPU time 30.13 seconds
Started Jun 11 12:26:19 PM PDT 24
Finished Jun 11 12:26:56 PM PDT 24
Peak memory 146676 kb
Host smart-df3c1d79-00cd-40c3-b90e-8d72117fef98
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=827299740 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 371.prim_prince_test.827299740
Directory /workspace/371.prim_prince_test/latest

Test location /workspace/coverage/default/372.prim_prince_test.2908518238
Short name T146
Test name
Test status
Simulation time 3092280899 ps
CPU time 49.26 seconds
Started Jun 11 12:26:21 PM PDT 24
Finished Jun 11 12:27:22 PM PDT 24
Peak memory 146740 kb
Host smart-68473af5-07ac-4c95-8399-1524f7cbb6b3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2908518238 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 372.prim_prince_test.2908518238
Directory /workspace/372.prim_prince_test/latest

Test location /workspace/coverage/default/373.prim_prince_test.2548916659
Short name T40
Test name
Test status
Simulation time 1888588806 ps
CPU time 30.94 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:26:55 PM PDT 24
Peak memory 146628 kb
Host smart-53d6a63b-4862-4f74-9ba1-a23e484d52dc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2548916659 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 373.prim_prince_test.2548916659
Directory /workspace/373.prim_prince_test/latest

Test location /workspace/coverage/default/374.prim_prince_test.1221082427
Short name T125
Test name
Test status
Simulation time 2924417603 ps
CPU time 45.73 seconds
Started Jun 11 12:26:18 PM PDT 24
Finished Jun 11 12:27:14 PM PDT 24
Peak memory 146744 kb
Host smart-c021747c-4e09-4b3c-bdfb-f1ac43fad66b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1221082427 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 374.prim_prince_test.1221082427
Directory /workspace/374.prim_prince_test/latest

Test location /workspace/coverage/default/375.prim_prince_test.1391473230
Short name T346
Test name
Test status
Simulation time 1224733412 ps
CPU time 19.77 seconds
Started Jun 11 12:26:18 PM PDT 24
Finished Jun 11 12:26:43 PM PDT 24
Peak memory 146680 kb
Host smart-411a3621-e6eb-43c3-8f2d-e2d8ab5346f0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1391473230 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 375.prim_prince_test.1391473230
Directory /workspace/375.prim_prince_test/latest

Test location /workspace/coverage/default/376.prim_prince_test.3099388214
Short name T158
Test name
Test status
Simulation time 2089679037 ps
CPU time 33.19 seconds
Started Jun 11 12:26:18 PM PDT 24
Finished Jun 11 12:26:59 PM PDT 24
Peak memory 146680 kb
Host smart-6b7fe6dc-0c27-4618-825f-e161ec7105aa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3099388214 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 376.prim_prince_test.3099388214
Directory /workspace/376.prim_prince_test/latest

Test location /workspace/coverage/default/377.prim_prince_test.3210385621
Short name T69
Test name
Test status
Simulation time 3086329740 ps
CPU time 49.23 seconds
Started Jun 11 12:26:16 PM PDT 24
Finished Jun 11 12:27:16 PM PDT 24
Peak memory 146740 kb
Host smart-23a6a94a-329a-4658-8c4e-491c1644cb45
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3210385621 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 377.prim_prince_test.3210385621
Directory /workspace/377.prim_prince_test/latest

Test location /workspace/coverage/default/378.prim_prince_test.1707447352
Short name T82
Test name
Test status
Simulation time 2865678576 ps
CPU time 46.67 seconds
Started Jun 11 12:26:33 PM PDT 24
Finished Jun 11 12:27:32 PM PDT 24
Peak memory 146564 kb
Host smart-00f48937-5e57-443c-81e6-e4cfa62f3bd3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1707447352 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 378.prim_prince_test.1707447352
Directory /workspace/378.prim_prince_test/latest

Test location /workspace/coverage/default/379.prim_prince_test.1217005059
Short name T126
Test name
Test status
Simulation time 1681175076 ps
CPU time 27.14 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:27:01 PM PDT 24
Peak memory 146672 kb
Host smart-edaf183d-8b07-4190-901b-270834a0ff1d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1217005059 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 379.prim_prince_test.1217005059
Directory /workspace/379.prim_prince_test/latest

Test location /workspace/coverage/default/38.prim_prince_test.3007502640
Short name T134
Test name
Test status
Simulation time 2428261223 ps
CPU time 39.1 seconds
Started Jun 11 12:25:38 PM PDT 24
Finished Jun 11 12:26:25 PM PDT 24
Peak memory 146700 kb
Host smart-612fd913-a664-460c-b776-26315db45f67
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3007502640 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 38.prim_prince_test.3007502640
Directory /workspace/38.prim_prince_test/latest

Test location /workspace/coverage/default/380.prim_prince_test.241788221
Short name T107
Test name
Test status
Simulation time 1048453643 ps
CPU time 17.36 seconds
Started Jun 11 12:26:32 PM PDT 24
Finished Jun 11 12:26:56 PM PDT 24
Peak memory 146648 kb
Host smart-43b45f97-6d59-41f1-bb41-bfb4cdc8cf8f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=241788221 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 380.prim_prince_test.241788221
Directory /workspace/380.prim_prince_test/latest

Test location /workspace/coverage/default/381.prim_prince_test.1430317758
Short name T277
Test name
Test status
Simulation time 2392842652 ps
CPU time 39.88 seconds
Started Jun 11 12:26:23 PM PDT 24
Finished Jun 11 12:27:13 PM PDT 24
Peak memory 146744 kb
Host smart-2145e435-b0bb-444f-b211-33b30c3a8b19
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1430317758 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 381.prim_prince_test.1430317758
Directory /workspace/381.prim_prince_test/latest

Test location /workspace/coverage/default/382.prim_prince_test.363154306
Short name T27
Test name
Test status
Simulation time 2515751439 ps
CPU time 41.72 seconds
Started Jun 11 12:26:24 PM PDT 24
Finished Jun 11 12:27:15 PM PDT 24
Peak memory 146748 kb
Host smart-1c6db4d5-7c2f-4fe4-880f-b535f67b30a6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=363154306 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 382.prim_prince_test.363154306
Directory /workspace/382.prim_prince_test/latest

Test location /workspace/coverage/default/383.prim_prince_test.980943159
Short name T195
Test name
Test status
Simulation time 3503015604 ps
CPU time 58.07 seconds
Started Jun 11 12:26:18 PM PDT 24
Finished Jun 11 12:27:30 PM PDT 24
Peak memory 146624 kb
Host smart-6d7ce52c-13bb-4088-ad47-2ebd7693b87d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=980943159 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 383.prim_prince_test.980943159
Directory /workspace/383.prim_prince_test/latest

Test location /workspace/coverage/default/384.prim_prince_test.3828829703
Short name T157
Test name
Test status
Simulation time 3286803841 ps
CPU time 53.75 seconds
Started Jun 11 12:26:29 PM PDT 24
Finished Jun 11 12:27:37 PM PDT 24
Peak memory 146696 kb
Host smart-d2772400-8112-4723-8f86-26287bc21027
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3828829703 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 384.prim_prince_test.3828829703
Directory /workspace/384.prim_prince_test/latest

Test location /workspace/coverage/default/385.prim_prince_test.3368516794
Short name T359
Test name
Test status
Simulation time 1150786095 ps
CPU time 18.85 seconds
Started Jun 11 12:26:28 PM PDT 24
Finished Jun 11 12:26:54 PM PDT 24
Peak memory 146632 kb
Host smart-0d6a70c1-22fa-40f2-af27-77f23ef5ea08
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3368516794 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 385.prim_prince_test.3368516794
Directory /workspace/385.prim_prince_test/latest

Test location /workspace/coverage/default/386.prim_prince_test.2396719808
Short name T61
Test name
Test status
Simulation time 3668657448 ps
CPU time 58.23 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:27:38 PM PDT 24
Peak memory 146736 kb
Host smart-981fa3f1-c7e3-445b-931b-9787053cc8d3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2396719808 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 386.prim_prince_test.2396719808
Directory /workspace/386.prim_prince_test/latest

Test location /workspace/coverage/default/387.prim_prince_test.687418052
Short name T332
Test name
Test status
Simulation time 1034284347 ps
CPU time 16.83 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:26:49 PM PDT 24
Peak memory 146628 kb
Host smart-41931602-fc09-4925-a566-d8a29c14d61a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=687418052 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 387.prim_prince_test.687418052
Directory /workspace/387.prim_prince_test/latest

Test location /workspace/coverage/default/388.prim_prince_test.2822161948
Short name T144
Test name
Test status
Simulation time 3662712061 ps
CPU time 58.58 seconds
Started Jun 11 12:26:35 PM PDT 24
Finished Jun 11 12:27:47 PM PDT 24
Peak memory 146708 kb
Host smart-ffeb7681-8ff2-49ea-ab62-562b5db383af
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2822161948 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 388.prim_prince_test.2822161948
Directory /workspace/388.prim_prince_test/latest

Test location /workspace/coverage/default/389.prim_prince_test.3389923314
Short name T20
Test name
Test status
Simulation time 1800062514 ps
CPU time 29.42 seconds
Started Jun 11 12:26:34 PM PDT 24
Finished Jun 11 12:27:12 PM PDT 24
Peak memory 146636 kb
Host smart-f2e43031-6d83-453f-8e8e-36ae8ddc1aa5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3389923314 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 389.prim_prince_test.3389923314
Directory /workspace/389.prim_prince_test/latest

Test location /workspace/coverage/default/39.prim_prince_test.1186594990
Short name T496
Test name
Test status
Simulation time 2756539988 ps
CPU time 44.66 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:36 PM PDT 24
Peak memory 146724 kb
Host smart-8706bfcc-2a9a-4a90-9374-44f5a96c06d1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1186594990 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 39.prim_prince_test.1186594990
Directory /workspace/39.prim_prince_test/latest

Test location /workspace/coverage/default/390.prim_prince_test.2935243137
Short name T338
Test name
Test status
Simulation time 2568822726 ps
CPU time 41.32 seconds
Started Jun 11 12:26:27 PM PDT 24
Finished Jun 11 12:27:18 PM PDT 24
Peak memory 146688 kb
Host smart-959958e7-06dc-408a-b622-376024735a3d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2935243137 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 390.prim_prince_test.2935243137
Directory /workspace/390.prim_prince_test/latest

Test location /workspace/coverage/default/391.prim_prince_test.4028049793
Short name T285
Test name
Test status
Simulation time 1579977417 ps
CPU time 26.8 seconds
Started Jun 11 12:26:21 PM PDT 24
Finished Jun 11 12:26:56 PM PDT 24
Peak memory 146804 kb
Host smart-010dc535-35d4-46a3-b4c2-fe52438cac33
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4028049793 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 391.prim_prince_test.4028049793
Directory /workspace/391.prim_prince_test/latest

Test location /workspace/coverage/default/392.prim_prince_test.315674355
Short name T343
Test name
Test status
Simulation time 1506003611 ps
CPU time 25.04 seconds
Started Jun 11 12:26:31 PM PDT 24
Finished Jun 11 12:27:04 PM PDT 24
Peak memory 146608 kb
Host smart-b3f06e74-4e42-4d26-9685-4ec5c617a16b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=315674355 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 392.prim_prince_test.315674355
Directory /workspace/392.prim_prince_test/latest

Test location /workspace/coverage/default/393.prim_prince_test.2132244369
Short name T432
Test name
Test status
Simulation time 1390970202 ps
CPU time 22.93 seconds
Started Jun 11 12:26:31 PM PDT 24
Finished Jun 11 12:27:02 PM PDT 24
Peak memory 146604 kb
Host smart-0d2ef2f5-e8d0-4b3a-8ffe-86fca1997eca
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2132244369 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 393.prim_prince_test.2132244369
Directory /workspace/393.prim_prince_test/latest

Test location /workspace/coverage/default/394.prim_prince_test.1414131802
Short name T245
Test name
Test status
Simulation time 840917844 ps
CPU time 13.45 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:26:44 PM PDT 24
Peak memory 146672 kb
Host smart-796bb906-e49c-4c78-823d-8a211a4fe8f8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1414131802 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 394.prim_prince_test.1414131802
Directory /workspace/394.prim_prince_test/latest

Test location /workspace/coverage/default/395.prim_prince_test.2074018744
Short name T426
Test name
Test status
Simulation time 2770454862 ps
CPU time 44.5 seconds
Started Jun 11 12:26:35 PM PDT 24
Finished Jun 11 12:27:30 PM PDT 24
Peak memory 146648 kb
Host smart-7b23c255-4090-4d9d-8fd1-a3c597fb9e09
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2074018744 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 395.prim_prince_test.2074018744
Directory /workspace/395.prim_prince_test/latest

Test location /workspace/coverage/default/396.prim_prince_test.3883822058
Short name T392
Test name
Test status
Simulation time 2722250348 ps
CPU time 43.56 seconds
Started Jun 11 12:26:20 PM PDT 24
Finished Jun 11 12:27:14 PM PDT 24
Peak memory 146720 kb
Host smart-40c2e6c1-a7b7-460b-86c1-555df22f40a2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3883822058 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 396.prim_prince_test.3883822058
Directory /workspace/396.prim_prince_test/latest

Test location /workspace/coverage/default/397.prim_prince_test.1743797112
Short name T457
Test name
Test status
Simulation time 3108885357 ps
CPU time 50.02 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:27:27 PM PDT 24
Peak memory 146736 kb
Host smart-83efb1ff-0a46-4552-9b9a-7ea36dc86e32
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1743797112 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 397.prim_prince_test.1743797112
Directory /workspace/397.prim_prince_test/latest

Test location /workspace/coverage/default/398.prim_prince_test.2033118696
Short name T265
Test name
Test status
Simulation time 2209028646 ps
CPU time 35.78 seconds
Started Jun 11 12:26:33 PM PDT 24
Finished Jun 11 12:27:19 PM PDT 24
Peak memory 146708 kb
Host smart-5e5c50cc-19e7-4941-8cca-a45f891cdcd7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2033118696 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 398.prim_prince_test.2033118696
Directory /workspace/398.prim_prince_test/latest

Test location /workspace/coverage/default/399.prim_prince_test.1291973836
Short name T223
Test name
Test status
Simulation time 2977479349 ps
CPU time 48.06 seconds
Started Jun 11 12:26:32 PM PDT 24
Finished Jun 11 12:27:32 PM PDT 24
Peak memory 146620 kb
Host smart-a07419d4-c246-42f9-8cc4-3896157d77b4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1291973836 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 399.prim_prince_test.1291973836
Directory /workspace/399.prim_prince_test/latest

Test location /workspace/coverage/default/4.prim_prince_test.2060548320
Short name T286
Test name
Test status
Simulation time 3510336895 ps
CPU time 56.07 seconds
Started Jun 11 12:25:22 PM PDT 24
Finished Jun 11 12:26:30 PM PDT 24
Peak memory 146704 kb
Host smart-1a32308e-8f2e-4d14-9f75-4f42080fdf9e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2060548320 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 4.prim_prince_test.2060548320
Directory /workspace/4.prim_prince_test/latest

Test location /workspace/coverage/default/40.prim_prince_test.747762345
Short name T498
Test name
Test status
Simulation time 2792135934 ps
CPU time 44.19 seconds
Started Jun 11 12:25:39 PM PDT 24
Finished Jun 11 12:26:32 PM PDT 24
Peak memory 146684 kb
Host smart-f5b1d644-3c96-4ccd-a6a9-bf3fd2995e96
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=747762345 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 40.prim_prince_test.747762345
Directory /workspace/40.prim_prince_test/latest

Test location /workspace/coverage/default/400.prim_prince_test.2158779975
Short name T264
Test name
Test status
Simulation time 2904032502 ps
CPU time 47.37 seconds
Started Jun 11 12:26:31 PM PDT 24
Finished Jun 11 12:27:31 PM PDT 24
Peak memory 146668 kb
Host smart-243248aa-fd5a-4090-a86f-990eb4acc11c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2158779975 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 400.prim_prince_test.2158779975
Directory /workspace/400.prim_prince_test/latest

Test location /workspace/coverage/default/401.prim_prince_test.3429335740
Short name T24
Test name
Test status
Simulation time 2979703095 ps
CPU time 47.92 seconds
Started Jun 11 12:26:32 PM PDT 24
Finished Jun 11 12:27:32 PM PDT 24
Peak memory 146708 kb
Host smart-8f192200-2415-40df-9820-58c04b430586
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3429335740 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 401.prim_prince_test.3429335740
Directory /workspace/401.prim_prince_test/latest

Test location /workspace/coverage/default/402.prim_prince_test.193990815
Short name T34
Test name
Test status
Simulation time 2070985303 ps
CPU time 33.42 seconds
Started Jun 11 12:26:35 PM PDT 24
Finished Jun 11 12:27:17 PM PDT 24
Peak memory 146592 kb
Host smart-cc6fc7f9-c47e-4054-b718-08e55d33548f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=193990815 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 402.prim_prince_test.193990815
Directory /workspace/402.prim_prince_test/latest

Test location /workspace/coverage/default/403.prim_prince_test.782993089
Short name T434
Test name
Test status
Simulation time 2040503098 ps
CPU time 33.4 seconds
Started Jun 11 12:26:32 PM PDT 24
Finished Jun 11 12:27:15 PM PDT 24
Peak memory 146648 kb
Host smart-4d382bad-dce4-4315-991d-f329879155e5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=782993089 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 403.prim_prince_test.782993089
Directory /workspace/403.prim_prince_test/latest

Test location /workspace/coverage/default/404.prim_prince_test.1191707452
Short name T404
Test name
Test status
Simulation time 2700589542 ps
CPU time 43.51 seconds
Started Jun 11 12:26:32 PM PDT 24
Finished Jun 11 12:27:27 PM PDT 24
Peak memory 146668 kb
Host smart-0369b023-f5be-4710-b500-d3894520dd36
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1191707452 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 404.prim_prince_test.1191707452
Directory /workspace/404.prim_prince_test/latest

Test location /workspace/coverage/default/405.prim_prince_test.2153305990
Short name T267
Test name
Test status
Simulation time 1488493991 ps
CPU time 24.37 seconds
Started Jun 11 12:26:34 PM PDT 24
Finished Jun 11 12:27:05 PM PDT 24
Peak memory 146644 kb
Host smart-286c2592-7cfa-454a-bb2a-bfe0196850c3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2153305990 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 405.prim_prince_test.2153305990
Directory /workspace/405.prim_prince_test/latest

Test location /workspace/coverage/default/406.prim_prince_test.4174739751
Short name T62
Test name
Test status
Simulation time 2996179185 ps
CPU time 49.02 seconds
Started Jun 11 12:26:29 PM PDT 24
Finished Jun 11 12:27:31 PM PDT 24
Peak memory 146696 kb
Host smart-20600847-013d-4831-a5f5-f75402a6b0a1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4174739751 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 406.prim_prince_test.4174739751
Directory /workspace/406.prim_prince_test/latest

Test location /workspace/coverage/default/407.prim_prince_test.3173057004
Short name T95
Test name
Test status
Simulation time 1734332193 ps
CPU time 27.56 seconds
Started Jun 11 12:26:32 PM PDT 24
Finished Jun 11 12:27:08 PM PDT 24
Peak memory 146644 kb
Host smart-97140d4e-0bd9-4b07-861d-fe11cfc818c2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3173057004 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 407.prim_prince_test.3173057004
Directory /workspace/407.prim_prince_test/latest

Test location /workspace/coverage/default/408.prim_prince_test.3931440261
Short name T202
Test name
Test status
Simulation time 3221575646 ps
CPU time 51.59 seconds
Started Jun 11 12:26:27 PM PDT 24
Finished Jun 11 12:27:31 PM PDT 24
Peak memory 146736 kb
Host smart-27707e71-39c1-4a92-b61a-d55afceab9ad
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3931440261 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 408.prim_prince_test.3931440261
Directory /workspace/408.prim_prince_test/latest

Test location /workspace/coverage/default/409.prim_prince_test.452679605
Short name T133
Test name
Test status
Simulation time 3036103596 ps
CPU time 49.53 seconds
Started Jun 11 12:26:27 PM PDT 24
Finished Jun 11 12:27:29 PM PDT 24
Peak memory 146668 kb
Host smart-c2fb959c-d287-4b2d-8aa8-dd44d2f880c0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=452679605 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 409.prim_prince_test.452679605
Directory /workspace/409.prim_prince_test/latest

Test location /workspace/coverage/default/41.prim_prince_test.3060442284
Short name T155
Test name
Test status
Simulation time 3403709640 ps
CPU time 53.47 seconds
Started Jun 11 12:25:41 PM PDT 24
Finished Jun 11 12:26:45 PM PDT 24
Peak memory 146672 kb
Host smart-7c9c3f68-c646-4504-8256-d80318bdcad7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3060442284 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 41.prim_prince_test.3060442284
Directory /workspace/41.prim_prince_test/latest

Test location /workspace/coverage/default/410.prim_prince_test.2789185213
Short name T83
Test name
Test status
Simulation time 3511271509 ps
CPU time 56.65 seconds
Started Jun 11 12:26:35 PM PDT 24
Finished Jun 11 12:27:44 PM PDT 24
Peak memory 146708 kb
Host smart-80297d3e-7262-4717-9fe3-5800dcdfe212
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2789185213 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 410.prim_prince_test.2789185213
Directory /workspace/410.prim_prince_test/latest

Test location /workspace/coverage/default/411.prim_prince_test.1592350413
Short name T66
Test name
Test status
Simulation time 763784213 ps
CPU time 12.86 seconds
Started Jun 11 12:26:32 PM PDT 24
Finished Jun 11 12:26:50 PM PDT 24
Peak memory 146604 kb
Host smart-20b7bc4e-6eb8-4bdd-9573-9dbb091321fc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1592350413 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 411.prim_prince_test.1592350413
Directory /workspace/411.prim_prince_test/latest

Test location /workspace/coverage/default/412.prim_prince_test.2778946832
Short name T37
Test name
Test status
Simulation time 1856190185 ps
CPU time 30.1 seconds
Started Jun 11 12:26:34 PM PDT 24
Finished Jun 11 12:27:12 PM PDT 24
Peak memory 146620 kb
Host smart-07eb611f-f5fd-4d42-a408-1843526bd6bc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2778946832 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 412.prim_prince_test.2778946832
Directory /workspace/412.prim_prince_test/latest

Test location /workspace/coverage/default/413.prim_prince_test.556814271
Short name T97
Test name
Test status
Simulation time 3421270188 ps
CPU time 55.26 seconds
Started Jun 11 12:26:32 PM PDT 24
Finished Jun 11 12:27:41 PM PDT 24
Peak memory 146672 kb
Host smart-34af4548-7e15-4150-95d5-164b350dee68
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=556814271 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 413.prim_prince_test.556814271
Directory /workspace/413.prim_prince_test/latest

Test location /workspace/coverage/default/414.prim_prince_test.3623841953
Short name T297
Test name
Test status
Simulation time 835367839 ps
CPU time 13.63 seconds
Started Jun 11 12:26:21 PM PDT 24
Finished Jun 11 12:26:39 PM PDT 24
Peak memory 146656 kb
Host smart-2f7dd3bd-b177-40a4-8118-d01d76703806
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3623841953 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 414.prim_prince_test.3623841953
Directory /workspace/414.prim_prince_test/latest

Test location /workspace/coverage/default/415.prim_prince_test.1845441261
Short name T366
Test name
Test status
Simulation time 2781735430 ps
CPU time 44.85 seconds
Started Jun 11 12:26:34 PM PDT 24
Finished Jun 11 12:27:30 PM PDT 24
Peak memory 146708 kb
Host smart-c4950e14-c2af-40cc-9564-27b8af9a5896
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1845441261 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 415.prim_prince_test.1845441261
Directory /workspace/415.prim_prince_test/latest

Test location /workspace/coverage/default/416.prim_prince_test.912121557
Short name T81
Test name
Test status
Simulation time 2317553167 ps
CPU time 37.83 seconds
Started Jun 11 12:26:32 PM PDT 24
Finished Jun 11 12:27:20 PM PDT 24
Peak memory 146628 kb
Host smart-b665a0cd-1b5e-420e-953f-a0b86cb0dd2a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=912121557 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 416.prim_prince_test.912121557
Directory /workspace/416.prim_prince_test/latest

Test location /workspace/coverage/default/417.prim_prince_test.2447466680
Short name T447
Test name
Test status
Simulation time 3626952429 ps
CPU time 58.93 seconds
Started Jun 11 12:26:33 PM PDT 24
Finished Jun 11 12:27:46 PM PDT 24
Peak memory 146708 kb
Host smart-f9f759e7-0477-40ac-ad05-02dd7f6c38e9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2447466680 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 417.prim_prince_test.2447466680
Directory /workspace/417.prim_prince_test/latest

Test location /workspace/coverage/default/418.prim_prince_test.1395502134
Short name T287
Test name
Test status
Simulation time 3656869870 ps
CPU time 59.61 seconds
Started Jun 11 12:26:33 PM PDT 24
Finished Jun 11 12:27:47 PM PDT 24
Peak memory 146708 kb
Host smart-1f0632a3-10ba-48c0-8ccb-1921e94f05c9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1395502134 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 418.prim_prince_test.1395502134
Directory /workspace/418.prim_prince_test/latest

Test location /workspace/coverage/default/419.prim_prince_test.4243973023
Short name T450
Test name
Test status
Simulation time 3005994896 ps
CPU time 49.27 seconds
Started Jun 11 12:26:30 PM PDT 24
Finished Jun 11 12:27:33 PM PDT 24
Peak memory 146696 kb
Host smart-2e135128-e032-43bc-87b1-2881e70fee46
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4243973023 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 419.prim_prince_test.4243973023
Directory /workspace/419.prim_prince_test/latest

Test location /workspace/coverage/default/42.prim_prince_test.2409375307
Short name T226
Test name
Test status
Simulation time 837162641 ps
CPU time 14.14 seconds
Started Jun 11 12:25:42 PM PDT 24
Finished Jun 11 12:26:01 PM PDT 24
Peak memory 146776 kb
Host smart-a41b1288-2597-40ba-aec9-d6cf924ab53a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2409375307 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 42.prim_prince_test.2409375307
Directory /workspace/42.prim_prince_test/latest

Test location /workspace/coverage/default/420.prim_prince_test.2632737907
Short name T383
Test name
Test status
Simulation time 1800480564 ps
CPU time 29.77 seconds
Started Jun 11 12:26:35 PM PDT 24
Finished Jun 11 12:27:12 PM PDT 24
Peak memory 146644 kb
Host smart-0b439735-b256-4369-ba86-64968dfcb9df
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2632737907 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 420.prim_prince_test.2632737907
Directory /workspace/420.prim_prince_test/latest

Test location /workspace/coverage/default/421.prim_prince_test.2464900958
Short name T41
Test name
Test status
Simulation time 3490470130 ps
CPU time 57.26 seconds
Started Jun 11 12:26:31 PM PDT 24
Finished Jun 11 12:27:42 PM PDT 24
Peak memory 146668 kb
Host smart-4bc504d5-11d4-4d29-85de-5a6f03187934
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2464900958 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 421.prim_prince_test.2464900958
Directory /workspace/421.prim_prince_test/latest

Test location /workspace/coverage/default/422.prim_prince_test.2461926965
Short name T375
Test name
Test status
Simulation time 2514762916 ps
CPU time 41.23 seconds
Started Jun 11 12:26:32 PM PDT 24
Finished Jun 11 12:27:24 PM PDT 24
Peak memory 146708 kb
Host smart-42f51677-bbc7-4470-8727-926c050b5d7e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2461926965 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 422.prim_prince_test.2461926965
Directory /workspace/422.prim_prince_test/latest

Test location /workspace/coverage/default/423.prim_prince_test.2559156149
Short name T111
Test name
Test status
Simulation time 2416248624 ps
CPU time 37.48 seconds
Started Jun 11 12:26:24 PM PDT 24
Finished Jun 11 12:27:09 PM PDT 24
Peak memory 146720 kb
Host smart-8fb165cc-6e9e-47e8-8cb9-5059349b524a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2559156149 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 423.prim_prince_test.2559156149
Directory /workspace/423.prim_prince_test/latest

Test location /workspace/coverage/default/424.prim_prince_test.3584835105
Short name T330
Test name
Test status
Simulation time 2389019095 ps
CPU time 36.39 seconds
Started Jun 11 12:26:24 PM PDT 24
Finished Jun 11 12:27:07 PM PDT 24
Peak memory 146720 kb
Host smart-8bab4847-ff39-4f45-896a-0e06e47624ef
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3584835105 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 424.prim_prince_test.3584835105
Directory /workspace/424.prim_prince_test/latest

Test location /workspace/coverage/default/425.prim_prince_test.148704501
Short name T28
Test name
Test status
Simulation time 1882512097 ps
CPU time 30.56 seconds
Started Jun 11 12:26:35 PM PDT 24
Finished Jun 11 12:27:13 PM PDT 24
Peak memory 146640 kb
Host smart-f7f5ff14-39ab-4505-9862-bfbf6be21f71
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=148704501 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 425.prim_prince_test.148704501
Directory /workspace/425.prim_prince_test/latest

Test location /workspace/coverage/default/426.prim_prince_test.3188222471
Short name T384
Test name
Test status
Simulation time 3632681209 ps
CPU time 58.96 seconds
Started Jun 11 12:26:29 PM PDT 24
Finished Jun 11 12:27:42 PM PDT 24
Peak memory 146696 kb
Host smart-7f769075-940b-4395-8ba3-49f23b825c40
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3188222471 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 426.prim_prince_test.3188222471
Directory /workspace/426.prim_prince_test/latest

Test location /workspace/coverage/default/427.prim_prince_test.1740012660
Short name T443
Test name
Test status
Simulation time 3325821693 ps
CPU time 54.79 seconds
Started Jun 11 12:26:28 PM PDT 24
Finished Jun 11 12:27:37 PM PDT 24
Peak memory 146696 kb
Host smart-9c19b882-b241-435d-99c2-634484b9ac6c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1740012660 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 427.prim_prince_test.1740012660
Directory /workspace/427.prim_prince_test/latest

Test location /workspace/coverage/default/428.prim_prince_test.1549753359
Short name T309
Test name
Test status
Simulation time 3748313532 ps
CPU time 59.01 seconds
Started Jun 11 12:26:20 PM PDT 24
Finished Jun 11 12:27:31 PM PDT 24
Peak memory 146736 kb
Host smart-b1389c2c-9d30-4e49-8a72-791965452251
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1549753359 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 428.prim_prince_test.1549753359
Directory /workspace/428.prim_prince_test/latest

Test location /workspace/coverage/default/429.prim_prince_test.2554075474
Short name T493
Test name
Test status
Simulation time 3656698775 ps
CPU time 58.94 seconds
Started Jun 11 12:26:33 PM PDT 24
Finished Jun 11 12:27:46 PM PDT 24
Peak memory 146708 kb
Host smart-de2b17ca-618f-4c0c-a1ca-70481e432a98
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2554075474 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 429.prim_prince_test.2554075474
Directory /workspace/429.prim_prince_test/latest

Test location /workspace/coverage/default/43.prim_prince_test.1858746381
Short name T21
Test name
Test status
Simulation time 3587501539 ps
CPU time 56.22 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:50 PM PDT 24
Peak memory 146728 kb
Host smart-94d01aa0-f59d-423f-8889-e2bfd0353668
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1858746381 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 43.prim_prince_test.1858746381
Directory /workspace/43.prim_prince_test/latest

Test location /workspace/coverage/default/430.prim_prince_test.2864793689
Short name T130
Test name
Test status
Simulation time 2820101028 ps
CPU time 45.93 seconds
Started Jun 11 12:26:33 PM PDT 24
Finished Jun 11 12:27:31 PM PDT 24
Peak memory 146572 kb
Host smart-bde086d0-d611-4d4b-bf07-7ba0e88e5c5b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2864793689 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 430.prim_prince_test.2864793689
Directory /workspace/430.prim_prince_test/latest

Test location /workspace/coverage/default/431.prim_prince_test.673875384
Short name T208
Test name
Test status
Simulation time 1689591255 ps
CPU time 26.14 seconds
Started Jun 11 12:26:24 PM PDT 24
Finished Jun 11 12:26:55 PM PDT 24
Peak memory 146660 kb
Host smart-c59ef7c6-f73a-4f9b-be8e-a3030aad1ad2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=673875384 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 431.prim_prince_test.673875384
Directory /workspace/431.prim_prince_test/latest

Test location /workspace/coverage/default/432.prim_prince_test.2825035939
Short name T71
Test name
Test status
Simulation time 774683277 ps
CPU time 12.17 seconds
Started Jun 11 12:26:23 PM PDT 24
Finished Jun 11 12:26:39 PM PDT 24
Peak memory 146656 kb
Host smart-9ad21732-27ae-40fb-b8a9-d47601168254
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2825035939 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 432.prim_prince_test.2825035939
Directory /workspace/432.prim_prince_test/latest

Test location /workspace/coverage/default/433.prim_prince_test.3884058677
Short name T308
Test name
Test status
Simulation time 3667170507 ps
CPU time 59.52 seconds
Started Jun 11 12:26:20 PM PDT 24
Finished Jun 11 12:27:34 PM PDT 24
Peak memory 146648 kb
Host smart-606dd9f6-031a-4b9e-8fcb-1e1e965b86c5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3884058677 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 433.prim_prince_test.3884058677
Directory /workspace/433.prim_prince_test/latest

Test location /workspace/coverage/default/434.prim_prince_test.3938489421
Short name T241
Test name
Test status
Simulation time 825211516 ps
CPU time 13.24 seconds
Started Jun 11 12:26:27 PM PDT 24
Finished Jun 11 12:26:46 PM PDT 24
Peak memory 146624 kb
Host smart-0aadae4a-4dbc-47b6-9290-e4b20c23aefb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3938489421 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 434.prim_prince_test.3938489421
Directory /workspace/434.prim_prince_test/latest

Test location /workspace/coverage/default/435.prim_prince_test.1433621365
Short name T494
Test name
Test status
Simulation time 799638161 ps
CPU time 12.99 seconds
Started Jun 11 12:26:27 PM PDT 24
Finished Jun 11 12:26:45 PM PDT 24
Peak memory 146584 kb
Host smart-936e156c-90f7-486c-bb6c-5e688f2b60a0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1433621365 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 435.prim_prince_test.1433621365
Directory /workspace/435.prim_prince_test/latest

Test location /workspace/coverage/default/436.prim_prince_test.1442642788
Short name T165
Test name
Test status
Simulation time 2095469973 ps
CPU time 33.95 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:27:09 PM PDT 24
Peak memory 146624 kb
Host smart-81a57a80-d65b-46ad-b905-bdc40a6ecfc8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1442642788 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 436.prim_prince_test.1442642788
Directory /workspace/436.prim_prince_test/latest

Test location /workspace/coverage/default/437.prim_prince_test.1157056545
Short name T331
Test name
Test status
Simulation time 2692497169 ps
CPU time 43.2 seconds
Started Jun 11 12:26:26 PM PDT 24
Finished Jun 11 12:27:19 PM PDT 24
Peak memory 146688 kb
Host smart-eda7668e-1a78-48a7-8210-67b745332658
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1157056545 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 437.prim_prince_test.1157056545
Directory /workspace/437.prim_prince_test/latest

Test location /workspace/coverage/default/438.prim_prince_test.1072151568
Short name T461
Test name
Test status
Simulation time 2590026292 ps
CPU time 39.45 seconds
Started Jun 11 12:26:23 PM PDT 24
Finished Jun 11 12:27:10 PM PDT 24
Peak memory 146720 kb
Host smart-d7bf6115-950c-49d9-947d-d849a9849b61
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1072151568 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 438.prim_prince_test.1072151568
Directory /workspace/438.prim_prince_test/latest

Test location /workspace/coverage/default/439.prim_prince_test.895114924
Short name T216
Test name
Test status
Simulation time 1868559289 ps
CPU time 31.14 seconds
Started Jun 11 12:26:41 PM PDT 24
Finished Jun 11 12:27:20 PM PDT 24
Peak memory 146672 kb
Host smart-35b5d770-975c-4878-b49e-7c4e787df7e5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=895114924 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 439.prim_prince_test.895114924
Directory /workspace/439.prim_prince_test/latest

Test location /workspace/coverage/default/44.prim_prince_test.1143545474
Short name T243
Test name
Test status
Simulation time 2228505992 ps
CPU time 36.22 seconds
Started Jun 11 12:25:35 PM PDT 24
Finished Jun 11 12:26:20 PM PDT 24
Peak memory 146740 kb
Host smart-5fc57aba-18a3-4a5f-aa63-88cbd330e603
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1143545474 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 44.prim_prince_test.1143545474
Directory /workspace/44.prim_prince_test/latest

Test location /workspace/coverage/default/440.prim_prince_test.770573732
Short name T102
Test name
Test status
Simulation time 1053274309 ps
CPU time 17.32 seconds
Started Jun 11 12:26:42 PM PDT 24
Finished Jun 11 12:27:04 PM PDT 24
Peak memory 146684 kb
Host smart-c0b61e51-1564-4705-bbee-6c450f5bec24
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=770573732 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 440.prim_prince_test.770573732
Directory /workspace/440.prim_prince_test/latest

Test location /workspace/coverage/default/441.prim_prince_test.1222940060
Short name T363
Test name
Test status
Simulation time 2504238906 ps
CPU time 40.8 seconds
Started Jun 11 12:26:41 PM PDT 24
Finished Jun 11 12:27:30 PM PDT 24
Peak memory 146664 kb
Host smart-88de0069-ceeb-4b22-af6f-db33360eb820
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1222940060 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 441.prim_prince_test.1222940060
Directory /workspace/441.prim_prince_test/latest

Test location /workspace/coverage/default/442.prim_prince_test.826088826
Short name T148
Test name
Test status
Simulation time 2734216550 ps
CPU time 46.29 seconds
Started Jun 11 12:26:41 PM PDT 24
Finished Jun 11 12:27:39 PM PDT 24
Peak memory 146728 kb
Host smart-7e5ebf5c-abdf-422f-bf51-142c266ddcf5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=826088826 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 442.prim_prince_test.826088826
Directory /workspace/442.prim_prince_test/latest

Test location /workspace/coverage/default/443.prim_prince_test.2973093740
Short name T210
Test name
Test status
Simulation time 2636059924 ps
CPU time 44.42 seconds
Started Jun 11 12:26:42 PM PDT 24
Finished Jun 11 12:27:37 PM PDT 24
Peak memory 146716 kb
Host smart-7ff7aa0f-9f8a-4897-b7c9-a50b74f26604
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2973093740 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 443.prim_prince_test.2973093740
Directory /workspace/443.prim_prince_test/latest

Test location /workspace/coverage/default/444.prim_prince_test.1366822363
Short name T186
Test name
Test status
Simulation time 2489710100 ps
CPU time 40.41 seconds
Started Jun 11 12:26:42 PM PDT 24
Finished Jun 11 12:27:31 PM PDT 24
Peak memory 146748 kb
Host smart-b5dbefd3-c189-4b6c-9894-9d292b53a537
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1366822363 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 444.prim_prince_test.1366822363
Directory /workspace/444.prim_prince_test/latest

Test location /workspace/coverage/default/445.prim_prince_test.2291681852
Short name T43
Test name
Test status
Simulation time 2469127338 ps
CPU time 40.24 seconds
Started Jun 11 12:26:40 PM PDT 24
Finished Jun 11 12:27:30 PM PDT 24
Peak memory 146704 kb
Host smart-17ae1197-dc91-4f31-a326-7a615cae8520
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2291681852 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 445.prim_prince_test.2291681852
Directory /workspace/445.prim_prince_test/latest

Test location /workspace/coverage/default/446.prim_prince_test.2965726034
Short name T393
Test name
Test status
Simulation time 2662865890 ps
CPU time 41.13 seconds
Started Jun 11 12:26:41 PM PDT 24
Finished Jun 11 12:27:30 PM PDT 24
Peak memory 146696 kb
Host smart-5af7efa5-aa71-453d-b5c5-5bb2b6dc25c4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2965726034 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 446.prim_prince_test.2965726034
Directory /workspace/446.prim_prince_test/latest

Test location /workspace/coverage/default/447.prim_prince_test.2618797687
Short name T445
Test name
Test status
Simulation time 1147942054 ps
CPU time 18.46 seconds
Started Jun 11 12:26:41 PM PDT 24
Finished Jun 11 12:27:03 PM PDT 24
Peak memory 146684 kb
Host smart-8fa0eebc-1699-466f-997c-5d881b2eda00
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2618797687 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 447.prim_prince_test.2618797687
Directory /workspace/447.prim_prince_test/latest

Test location /workspace/coverage/default/448.prim_prince_test.2368326343
Short name T417
Test name
Test status
Simulation time 2029990885 ps
CPU time 32.43 seconds
Started Jun 11 12:26:42 PM PDT 24
Finished Jun 11 12:27:23 PM PDT 24
Peak memory 146676 kb
Host smart-6374aa1d-6a86-407b-b2ad-88bc57e1f849
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2368326343 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 448.prim_prince_test.2368326343
Directory /workspace/448.prim_prince_test/latest

Test location /workspace/coverage/default/449.prim_prince_test.3308490968
Short name T29
Test name
Test status
Simulation time 2635133201 ps
CPU time 41.94 seconds
Started Jun 11 12:26:39 PM PDT 24
Finished Jun 11 12:27:30 PM PDT 24
Peak memory 146672 kb
Host smart-01e0d528-3049-406d-a42e-ea73d7bf79c7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3308490968 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 449.prim_prince_test.3308490968
Directory /workspace/449.prim_prince_test/latest

Test location /workspace/coverage/default/45.prim_prince_test.3965881871
Short name T56
Test name
Test status
Simulation time 2648202815 ps
CPU time 43.31 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:33 PM PDT 24
Peak memory 146736 kb
Host smart-7b3c89a9-ec07-46fe-bd97-59e28906e8a9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3965881871 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 45.prim_prince_test.3965881871
Directory /workspace/45.prim_prince_test/latest

Test location /workspace/coverage/default/450.prim_prince_test.3161402296
Short name T446
Test name
Test status
Simulation time 3255399821 ps
CPU time 50.9 seconds
Started Jun 11 12:26:42 PM PDT 24
Finished Jun 11 12:27:43 PM PDT 24
Peak memory 146680 kb
Host smart-c7df9850-2921-4457-b83b-e9a302aaa478
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3161402296 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 450.prim_prince_test.3161402296
Directory /workspace/450.prim_prince_test/latest

Test location /workspace/coverage/default/451.prim_prince_test.4088491292
Short name T358
Test name
Test status
Simulation time 1795666576 ps
CPU time 29.39 seconds
Started Jun 11 12:26:41 PM PDT 24
Finished Jun 11 12:27:17 PM PDT 24
Peak memory 146676 kb
Host smart-ddc68a5f-5684-4253-bd7b-821f2d759d84
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4088491292 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 451.prim_prince_test.4088491292
Directory /workspace/451.prim_prince_test/latest

Test location /workspace/coverage/default/452.prim_prince_test.2487330948
Short name T322
Test name
Test status
Simulation time 936590343 ps
CPU time 15.33 seconds
Started Jun 11 12:26:42 PM PDT 24
Finished Jun 11 12:27:01 PM PDT 24
Peak memory 146684 kb
Host smart-105ba633-b821-4b46-a6c1-a45eb248cae8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2487330948 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 452.prim_prince_test.2487330948
Directory /workspace/452.prim_prince_test/latest

Test location /workspace/coverage/default/453.prim_prince_test.3530423833
Short name T294
Test name
Test status
Simulation time 1860618619 ps
CPU time 30.15 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:34 PM PDT 24
Peak memory 146684 kb
Host smart-202f973c-4614-4536-a57c-f3dc1fa75f0e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3530423833 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 453.prim_prince_test.3530423833
Directory /workspace/453.prim_prince_test/latest

Test location /workspace/coverage/default/454.prim_prince_test.1825142875
Short name T189
Test name
Test status
Simulation time 1701505868 ps
CPU time 27.37 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:32 PM PDT 24
Peak memory 146556 kb
Host smart-90081fcb-5f52-4e6d-8e5e-0b7d25bd945d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1825142875 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 454.prim_prince_test.1825142875
Directory /workspace/454.prim_prince_test/latest

Test location /workspace/coverage/default/455.prim_prince_test.1771211869
Short name T163
Test name
Test status
Simulation time 1078619712 ps
CPU time 18.02 seconds
Started Jun 11 12:26:56 PM PDT 24
Finished Jun 11 12:27:19 PM PDT 24
Peak memory 146600 kb
Host smart-1e13c8d8-dd5f-423e-ac3d-c2d8c96a7556
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1771211869 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 455.prim_prince_test.1771211869
Directory /workspace/455.prim_prince_test/latest

Test location /workspace/coverage/default/456.prim_prince_test.3718128064
Short name T391
Test name
Test status
Simulation time 2143060073 ps
CPU time 34.49 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:27:41 PM PDT 24
Peak memory 146656 kb
Host smart-d0be0d66-9b56-4862-a173-7d4d4a471db3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3718128064 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 456.prim_prince_test.3718128064
Directory /workspace/456.prim_prince_test/latest

Test location /workspace/coverage/default/457.prim_prince_test.1833641248
Short name T431
Test name
Test status
Simulation time 1238218351 ps
CPU time 19.86 seconds
Started Jun 11 12:26:56 PM PDT 24
Finished Jun 11 12:27:20 PM PDT 24
Peak memory 146632 kb
Host smart-f76216e7-0405-441e-a82b-b5410a732002
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1833641248 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 457.prim_prince_test.1833641248
Directory /workspace/457.prim_prince_test/latest

Test location /workspace/coverage/default/458.prim_prince_test.1138869848
Short name T26
Test name
Test status
Simulation time 1190251601 ps
CPU time 19.56 seconds
Started Jun 11 12:27:01 PM PDT 24
Finished Jun 11 12:27:26 PM PDT 24
Peak memory 146580 kb
Host smart-1efaf8f2-d8a5-4979-a774-91cfd3792ee8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1138869848 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 458.prim_prince_test.1138869848
Directory /workspace/458.prim_prince_test/latest

Test location /workspace/coverage/default/459.prim_prince_test.3437646547
Short name T31
Test name
Test status
Simulation time 2146414302 ps
CPU time 35.5 seconds
Started Jun 11 12:26:56 PM PDT 24
Finished Jun 11 12:27:40 PM PDT 24
Peak memory 146656 kb
Host smart-4e049e71-83d9-4138-9657-0ab61216d22a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3437646547 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 459.prim_prince_test.3437646547
Directory /workspace/459.prim_prince_test/latest

Test location /workspace/coverage/default/46.prim_prince_test.2279375369
Short name T207
Test name
Test status
Simulation time 1962058128 ps
CPU time 32.15 seconds
Started Jun 11 12:25:38 PM PDT 24
Finished Jun 11 12:26:17 PM PDT 24
Peak memory 146660 kb
Host smart-2485adb3-8e5b-4820-8188-f7b9e24fd554
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2279375369 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 46.prim_prince_test.2279375369
Directory /workspace/46.prim_prince_test/latest

Test location /workspace/coverage/default/460.prim_prince_test.194911714
Short name T32
Test name
Test status
Simulation time 3482503872 ps
CPU time 55.88 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:28:06 PM PDT 24
Peak memory 146624 kb
Host smart-60ce67cd-ac11-4c77-ae1d-50854912c8f0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=194911714 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 460.prim_prince_test.194911714
Directory /workspace/460.prim_prince_test/latest

Test location /workspace/coverage/default/461.prim_prince_test.3963147214
Short name T246
Test name
Test status
Simulation time 1121143573 ps
CPU time 18.82 seconds
Started Jun 11 12:26:56 PM PDT 24
Finished Jun 11 12:27:20 PM PDT 24
Peak memory 146672 kb
Host smart-293a5439-7f74-4a76-b956-c83d7c62d7c6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3963147214 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 461.prim_prince_test.3963147214
Directory /workspace/461.prim_prince_test/latest

Test location /workspace/coverage/default/462.prim_prince_test.4255650437
Short name T499
Test name
Test status
Simulation time 3483343949 ps
CPU time 55.21 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:28:04 PM PDT 24
Peak memory 146680 kb
Host smart-5b023f50-5a46-45a9-be07-6a43402d0cdd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4255650437 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 462.prim_prince_test.4255650437
Directory /workspace/462.prim_prince_test/latest

Test location /workspace/coverage/default/463.prim_prince_test.953287194
Short name T458
Test name
Test status
Simulation time 3409490254 ps
CPU time 55.08 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:28:06 PM PDT 24
Peak memory 146728 kb
Host smart-0f145462-d293-44ab-86b9-936ef8803791
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=953287194 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 463.prim_prince_test.953287194
Directory /workspace/463.prim_prince_test/latest

Test location /workspace/coverage/default/464.prim_prince_test.94744979
Short name T52
Test name
Test status
Simulation time 3293435329 ps
CPU time 53.49 seconds
Started Jun 11 12:26:59 PM PDT 24
Finished Jun 11 12:28:05 PM PDT 24
Peak memory 146696 kb
Host smart-d7509081-4a3e-4346-9ca7-17a5a52ea957
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=94744979 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 464.prim_prince_test.94744979
Directory /workspace/464.prim_prince_test/latest

Test location /workspace/coverage/default/465.prim_prince_test.3236513216
Short name T196
Test name
Test status
Simulation time 2789434841 ps
CPU time 44.98 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:27:53 PM PDT 24
Peak memory 146704 kb
Host smart-9f4422f4-5bfd-4b34-b7ae-17c9d0aa194e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3236513216 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 465.prim_prince_test.3236513216
Directory /workspace/465.prim_prince_test/latest

Test location /workspace/coverage/default/466.prim_prince_test.469235147
Short name T368
Test name
Test status
Simulation time 1422574474 ps
CPU time 23.24 seconds
Started Jun 11 12:26:56 PM PDT 24
Finished Jun 11 12:27:25 PM PDT 24
Peak memory 146628 kb
Host smart-a63911f6-1e82-418e-90c0-218df28b0fe0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=469235147 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 466.prim_prince_test.469235147
Directory /workspace/466.prim_prince_test/latest

Test location /workspace/coverage/default/467.prim_prince_test.4198564080
Short name T98
Test name
Test status
Simulation time 3306386366 ps
CPU time 55.47 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:28:08 PM PDT 24
Peak memory 146868 kb
Host smart-7318d82b-f177-43db-b49c-c0c14e795e2d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4198564080 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 467.prim_prince_test.4198564080
Directory /workspace/467.prim_prince_test/latest

Test location /workspace/coverage/default/468.prim_prince_test.1216506655
Short name T481
Test name
Test status
Simulation time 2707741575 ps
CPU time 43.28 seconds
Started Jun 11 12:26:56 PM PDT 24
Finished Jun 11 12:27:49 PM PDT 24
Peak memory 146736 kb
Host smart-7809459c-ea12-4891-b815-966cb53961ae
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1216506655 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 468.prim_prince_test.1216506655
Directory /workspace/468.prim_prince_test/latest

Test location /workspace/coverage/default/469.prim_prince_test.812705118
Short name T272
Test name
Test status
Simulation time 3191064703 ps
CPU time 51.91 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:28:01 PM PDT 24
Peak memory 146692 kb
Host smart-a08e6022-534d-4c09-b95c-453e8b851187
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=812705118 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 469.prim_prince_test.812705118
Directory /workspace/469.prim_prince_test/latest

Test location /workspace/coverage/default/47.prim_prince_test.689491789
Short name T442
Test name
Test status
Simulation time 2474868154 ps
CPU time 38.2 seconds
Started Jun 11 12:25:36 PM PDT 24
Finished Jun 11 12:26:21 PM PDT 24
Peak memory 146728 kb
Host smart-1f1a483b-5a80-4ff3-b325-47b40a387890
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=689491789 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 47.prim_prince_test.689491789
Directory /workspace/47.prim_prince_test/latest

Test location /workspace/coverage/default/470.prim_prince_test.3120237837
Short name T376
Test name
Test status
Simulation time 3170048637 ps
CPU time 51.08 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:59 PM PDT 24
Peak memory 146748 kb
Host smart-cde9674d-83ff-4b65-8c4b-45de221b2022
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3120237837 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 470.prim_prince_test.3120237837
Directory /workspace/470.prim_prince_test/latest

Test location /workspace/coverage/default/471.prim_prince_test.3463482491
Short name T103
Test name
Test status
Simulation time 3677490459 ps
CPU time 60.65 seconds
Started Jun 11 12:26:59 PM PDT 24
Finished Jun 11 12:28:15 PM PDT 24
Peak memory 146868 kb
Host smart-7087ee0a-7fbb-413d-af1b-1e3b21a43ab7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3463482491 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 471.prim_prince_test.3463482491
Directory /workspace/471.prim_prince_test/latest

Test location /workspace/coverage/default/472.prim_prince_test.2802602862
Short name T35
Test name
Test status
Simulation time 1345223903 ps
CPU time 21.87 seconds
Started Jun 11 12:26:56 PM PDT 24
Finished Jun 11 12:27:23 PM PDT 24
Peak memory 146684 kb
Host smart-eaf3d561-a69d-445f-af9c-a871c9f32f90
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2802602862 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 472.prim_prince_test.2802602862
Directory /workspace/472.prim_prince_test/latest

Test location /workspace/coverage/default/473.prim_prince_test.2071126057
Short name T161
Test name
Test status
Simulation time 3636685414 ps
CPU time 58.21 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:28:10 PM PDT 24
Peak memory 146700 kb
Host smart-2ea34db4-6eb8-407e-90b9-fbcb06bc5f5e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2071126057 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 473.prim_prince_test.2071126057
Directory /workspace/473.prim_prince_test/latest

Test location /workspace/coverage/default/474.prim_prince_test.3913225799
Short name T151
Test name
Test status
Simulation time 1722648822 ps
CPU time 27.62 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:27:33 PM PDT 24
Peak memory 146644 kb
Host smart-b0ed5d09-ba24-4ade-b2c2-d937c615be4e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3913225799 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 474.prim_prince_test.3913225799
Directory /workspace/474.prim_prince_test/latest

Test location /workspace/coverage/default/475.prim_prince_test.354138994
Short name T279
Test name
Test status
Simulation time 2062008319 ps
CPU time 32.67 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:38 PM PDT 24
Peak memory 146680 kb
Host smart-c087993a-46b2-4c92-9ee5-a17bc512b6fb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=354138994 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 475.prim_prince_test.354138994
Directory /workspace/475.prim_prince_test/latest

Test location /workspace/coverage/default/476.prim_prince_test.2803295432
Short name T479
Test name
Test status
Simulation time 975112884 ps
CPU time 16.14 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:18 PM PDT 24
Peak memory 146684 kb
Host smart-6511d605-6b2c-4de7-addd-dc20d90514bb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2803295432 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 476.prim_prince_test.2803295432
Directory /workspace/476.prim_prince_test/latest

Test location /workspace/coverage/default/477.prim_prince_test.856361151
Short name T405
Test name
Test status
Simulation time 2433473075 ps
CPU time 39.54 seconds
Started Jun 11 12:26:56 PM PDT 24
Finished Jun 11 12:27:44 PM PDT 24
Peak memory 146696 kb
Host smart-edecc7c2-dd9e-41fc-b8cd-ba7885c62229
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=856361151 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 477.prim_prince_test.856361151
Directory /workspace/477.prim_prince_test/latest

Test location /workspace/coverage/default/478.prim_prince_test.1623059395
Short name T214
Test name
Test status
Simulation time 2748684706 ps
CPU time 43.47 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:27:52 PM PDT 24
Peak memory 146708 kb
Host smart-034367b3-1829-4a09-9522-46f15a5c442f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1623059395 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 478.prim_prince_test.1623059395
Directory /workspace/478.prim_prince_test/latest

Test location /workspace/coverage/default/479.prim_prince_test.1993854987
Short name T406
Test name
Test status
Simulation time 1071387464 ps
CPU time 17.88 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:21 PM PDT 24
Peak memory 146596 kb
Host smart-5c1bd7b6-9172-4d70-9d1f-43ad62c11dfe
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1993854987 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 479.prim_prince_test.1993854987
Directory /workspace/479.prim_prince_test/latest

Test location /workspace/coverage/default/48.prim_prince_test.4284841215
Short name T23
Test name
Test status
Simulation time 1690626081 ps
CPU time 27.97 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:14 PM PDT 24
Peak memory 146672 kb
Host smart-4f8a438b-d02f-4662-b511-891d415592a0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4284841215 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 48.prim_prince_test.4284841215
Directory /workspace/48.prim_prince_test/latest

Test location /workspace/coverage/default/480.prim_prince_test.664514555
Short name T399
Test name
Test status
Simulation time 1505570322 ps
CPU time 24.48 seconds
Started Jun 11 12:26:59 PM PDT 24
Finished Jun 11 12:27:30 PM PDT 24
Peak memory 146664 kb
Host smart-3d676bac-1ade-4276-815e-5f1580b51633
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=664514555 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 480.prim_prince_test.664514555
Directory /workspace/480.prim_prince_test/latest

Test location /workspace/coverage/default/481.prim_prince_test.2605233314
Short name T1
Test name
Test status
Simulation time 2478644337 ps
CPU time 41.18 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:49 PM PDT 24
Peak memory 146716 kb
Host smart-85d303a5-b20c-425c-94e3-3d1ddc0349fc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2605233314 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 481.prim_prince_test.2605233314
Directory /workspace/481.prim_prince_test/latest

Test location /workspace/coverage/default/482.prim_prince_test.2284065034
Short name T164
Test name
Test status
Simulation time 938331772 ps
CPU time 15.82 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:27:20 PM PDT 24
Peak memory 146780 kb
Host smart-e2b92bf4-5bbd-4506-bf0b-48561e19255c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2284065034 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 482.prim_prince_test.2284065034
Directory /workspace/482.prim_prince_test/latest

Test location /workspace/coverage/default/483.prim_prince_test.446960280
Short name T387
Test name
Test status
Simulation time 1158317877 ps
CPU time 20.01 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:23 PM PDT 24
Peak memory 146776 kb
Host smart-34b0e628-7b48-4066-9257-12e75dce4f07
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=446960280 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 483.prim_prince_test.446960280
Directory /workspace/483.prim_prince_test/latest

Test location /workspace/coverage/default/484.prim_prince_test.2788253259
Short name T472
Test name
Test status
Simulation time 2507110771 ps
CPU time 41.42 seconds
Started Jun 11 12:26:56 PM PDT 24
Finished Jun 11 12:27:47 PM PDT 24
Peak memory 146660 kb
Host smart-3022cc53-b1d7-44fc-980f-0d2d9f4b4ca2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2788253259 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 484.prim_prince_test.2788253259
Directory /workspace/484.prim_prince_test/latest

Test location /workspace/coverage/default/485.prim_prince_test.742161191
Short name T170
Test name
Test status
Simulation time 2284293412 ps
CPU time 36.4 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:27:43 PM PDT 24
Peak memory 146748 kb
Host smart-26a3cf5f-912e-40b4-a771-2536de273c13
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=742161191 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 485.prim_prince_test.742161191
Directory /workspace/485.prim_prince_test/latest

Test location /workspace/coverage/default/486.prim_prince_test.2565522873
Short name T178
Test name
Test status
Simulation time 2589171959 ps
CPU time 41.11 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:47 PM PDT 24
Peak memory 146680 kb
Host smart-ee61482e-fdb4-411b-9aa3-113a3db22d70
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2565522873 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 486.prim_prince_test.2565522873
Directory /workspace/486.prim_prince_test/latest

Test location /workspace/coverage/default/487.prim_prince_test.3828894064
Short name T291
Test name
Test status
Simulation time 3118382470 ps
CPU time 49.71 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:27:59 PM PDT 24
Peak memory 146736 kb
Host smart-6dfe7e52-846a-4090-885c-705f95842a5c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3828894064 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 487.prim_prince_test.3828894064
Directory /workspace/487.prim_prince_test/latest

Test location /workspace/coverage/default/488.prim_prince_test.1502592967
Short name T74
Test name
Test status
Simulation time 2987767930 ps
CPU time 49.79 seconds
Started Jun 11 12:26:59 PM PDT 24
Finished Jun 11 12:28:02 PM PDT 24
Peak memory 146868 kb
Host smart-dacb6a93-b5c5-49e9-ac1d-9216dee191d4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1502592967 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 488.prim_prince_test.1502592967
Directory /workspace/488.prim_prince_test/latest

Test location /workspace/coverage/default/489.prim_prince_test.992022604
Short name T118
Test name
Test status
Simulation time 2607324894 ps
CPU time 42.99 seconds
Started Jun 11 12:26:59 PM PDT 24
Finished Jun 11 12:27:53 PM PDT 24
Peak memory 146692 kb
Host smart-9f071341-e343-40fb-a6aa-7e2178c0c491
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=992022604 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 489.prim_prince_test.992022604
Directory /workspace/489.prim_prince_test/latest

Test location /workspace/coverage/default/49.prim_prince_test.964408995
Short name T456
Test name
Test status
Simulation time 2799101742 ps
CPU time 43.81 seconds
Started Jun 11 12:25:41 PM PDT 24
Finished Jun 11 12:26:33 PM PDT 24
Peak memory 146676 kb
Host smart-7137c0fe-943f-4f35-8b8c-6bac4e5594ad
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=964408995 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 49.prim_prince_test.964408995
Directory /workspace/49.prim_prince_test/latest

Test location /workspace/coverage/default/490.prim_prince_test.3194154744
Short name T182
Test name
Test status
Simulation time 1230046970 ps
CPU time 20.11 seconds
Started Jun 11 12:26:58 PM PDT 24
Finished Jun 11 12:27:24 PM PDT 24
Peak memory 146660 kb
Host smart-0ce1c5eb-25ee-4c96-b9db-7b14b4cab11e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3194154744 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 490.prim_prince_test.3194154744
Directory /workspace/490.prim_prince_test/latest

Test location /workspace/coverage/default/491.prim_prince_test.1099355057
Short name T51
Test name
Test status
Simulation time 984344590 ps
CPU time 15.9 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:17 PM PDT 24
Peak memory 146660 kb
Host smart-b7b63005-10c2-4b09-8aa2-f51731c16393
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1099355057 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 491.prim_prince_test.1099355057
Directory /workspace/491.prim_prince_test/latest

Test location /workspace/coverage/default/492.prim_prince_test.3226922776
Short name T176
Test name
Test status
Simulation time 2812598888 ps
CPU time 45.63 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:53 PM PDT 24
Peak memory 146648 kb
Host smart-3fb6d0d9-aebf-42a9-8d5e-3ff125a4d269
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3226922776 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 492.prim_prince_test.3226922776
Directory /workspace/492.prim_prince_test/latest

Test location /workspace/coverage/default/493.prim_prince_test.688393260
Short name T149
Test name
Test status
Simulation time 3066433369 ps
CPU time 49.27 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:58 PM PDT 24
Peak memory 146732 kb
Host smart-559ab943-a9b1-406a-a202-23c72e328623
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=688393260 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 493.prim_prince_test.688393260
Directory /workspace/493.prim_prince_test/latest

Test location /workspace/coverage/default/494.prim_prince_test.3445779420
Short name T137
Test name
Test status
Simulation time 2506062407 ps
CPU time 40.18 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:47 PM PDT 24
Peak memory 146736 kb
Host smart-6a824d5d-5fc3-4649-819c-621863a55c5a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3445779420 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 494.prim_prince_test.3445779420
Directory /workspace/494.prim_prince_test/latest

Test location /workspace/coverage/default/495.prim_prince_test.1700297541
Short name T3
Test name
Test status
Simulation time 3731217101 ps
CPU time 62.14 seconds
Started Jun 11 12:27:01 PM PDT 24
Finished Jun 11 12:28:17 PM PDT 24
Peak memory 146688 kb
Host smart-4e8339a9-e369-4908-8c3a-3e6265747b73
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1700297541 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 495.prim_prince_test.1700297541
Directory /workspace/495.prim_prince_test/latest

Test location /workspace/coverage/default/496.prim_prince_test.1454156884
Short name T235
Test name
Test status
Simulation time 1997532517 ps
CPU time 32.39 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:27:38 PM PDT 24
Peak memory 146672 kb
Host smart-d089862e-08ba-451d-990b-4c9adbababbc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1454156884 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 496.prim_prince_test.1454156884
Directory /workspace/496.prim_prince_test/latest

Test location /workspace/coverage/default/497.prim_prince_test.2126163052
Short name T100
Test name
Test status
Simulation time 3083300604 ps
CPU time 50.21 seconds
Started Jun 11 12:26:57 PM PDT 24
Finished Jun 11 12:28:00 PM PDT 24
Peak memory 146716 kb
Host smart-fb096946-79ac-475e-b7c2-a309e18a1cc7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2126163052 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 497.prim_prince_test.2126163052
Directory /workspace/497.prim_prince_test/latest

Test location /workspace/coverage/default/498.prim_prince_test.2151402520
Short name T327
Test name
Test status
Simulation time 1551331007 ps
CPU time 24.17 seconds
Started Jun 11 12:26:56 PM PDT 24
Finished Jun 11 12:27:25 PM PDT 24
Peak memory 146668 kb
Host smart-44f93895-4a47-4bf2-8314-b7001f6ab762
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2151402520 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 498.prim_prince_test.2151402520
Directory /workspace/498.prim_prince_test/latest

Test location /workspace/coverage/default/499.prim_prince_test.1795483663
Short name T414
Test name
Test status
Simulation time 3083368325 ps
CPU time 50.89 seconds
Started Jun 11 12:26:59 PM PDT 24
Finished Jun 11 12:28:03 PM PDT 24
Peak memory 146684 kb
Host smart-500d7b37-532e-4cd7-940c-71757062302c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1795483663 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 499.prim_prince_test.1795483663
Directory /workspace/499.prim_prince_test/latest

Test location /workspace/coverage/default/5.prim_prince_test.2978357944
Short name T209
Test name
Test status
Simulation time 1543952222 ps
CPU time 24.93 seconds
Started Jun 11 12:25:33 PM PDT 24
Finished Jun 11 12:26:04 PM PDT 24
Peak memory 146644 kb
Host smart-bd068856-da28-4b49-99aa-8ddf109def4e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2978357944 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 5.prim_prince_test.2978357944
Directory /workspace/5.prim_prince_test/latest

Test location /workspace/coverage/default/50.prim_prince_test.1529003792
Short name T251
Test name
Test status
Simulation time 2096176459 ps
CPU time 33.61 seconds
Started Jun 11 12:25:42 PM PDT 24
Finished Jun 11 12:26:23 PM PDT 24
Peak memory 146652 kb
Host smart-086c9231-be12-4897-9d8c-b3bc0678c598
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1529003792 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 50.prim_prince_test.1529003792
Directory /workspace/50.prim_prince_test/latest

Test location /workspace/coverage/default/51.prim_prince_test.795794944
Short name T262
Test name
Test status
Simulation time 3125535057 ps
CPU time 50.58 seconds
Started Jun 11 12:25:37 PM PDT 24
Finished Jun 11 12:26:39 PM PDT 24
Peak memory 146692 kb
Host smart-49526adf-95fd-43dd-9e3e-48e5512a00f5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=795794944 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 51.prim_prince_test.795794944
Directory /workspace/51.prim_prince_test/latest

Test location /workspace/coverage/default/52.prim_prince_test.2662836561
Short name T428
Test name
Test status
Simulation time 1106027184 ps
CPU time 18.79 seconds
Started Jun 11 12:25:39 PM PDT 24
Finished Jun 11 12:26:03 PM PDT 24
Peak memory 146804 kb
Host smart-b5666a79-f3ed-4879-8c04-137dde723af9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2662836561 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 52.prim_prince_test.2662836561
Directory /workspace/52.prim_prince_test/latest

Test location /workspace/coverage/default/53.prim_prince_test.3025704964
Short name T298
Test name
Test status
Simulation time 3078029325 ps
CPU time 49.03 seconds
Started Jun 11 12:25:37 PM PDT 24
Finished Jun 11 12:26:36 PM PDT 24
Peak memory 146728 kb
Host smart-0013cc31-7458-4c80-a3ca-fc6d127c7441
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3025704964 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 53.prim_prince_test.3025704964
Directory /workspace/53.prim_prince_test/latest

Test location /workspace/coverage/default/54.prim_prince_test.877563909
Short name T72
Test name
Test status
Simulation time 1154282872 ps
CPU time 18.13 seconds
Started Jun 11 12:25:36 PM PDT 24
Finished Jun 11 12:25:58 PM PDT 24
Peak memory 146664 kb
Host smart-d15aa293-9986-48c8-a294-ccad69d9d4a7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=877563909 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 54.prim_prince_test.877563909
Directory /workspace/54.prim_prince_test/latest

Test location /workspace/coverage/default/55.prim_prince_test.1167734928
Short name T219
Test name
Test status
Simulation time 986967174 ps
CPU time 16.65 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:04 PM PDT 24
Peak memory 146776 kb
Host smart-df96aa35-8b46-4a04-aa9f-78af0cf73f13
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1167734928 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 55.prim_prince_test.1167734928
Directory /workspace/55.prim_prince_test/latest

Test location /workspace/coverage/default/56.prim_prince_test.3532226565
Short name T25
Test name
Test status
Simulation time 1372841140 ps
CPU time 22.15 seconds
Started Jun 11 12:25:38 PM PDT 24
Finished Jun 11 12:26:04 PM PDT 24
Peak memory 146620 kb
Host smart-44fab1bb-7458-49f3-816e-c3c607307b1c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3532226565 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 56.prim_prince_test.3532226565
Directory /workspace/56.prim_prince_test/latest

Test location /workspace/coverage/default/57.prim_prince_test.3726095070
Short name T295
Test name
Test status
Simulation time 2290313258 ps
CPU time 38.04 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:27 PM PDT 24
Peak memory 146736 kb
Host smart-47085c92-7631-45dc-856c-81de46fac6ec
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3726095070 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 57.prim_prince_test.3726095070
Directory /workspace/57.prim_prince_test/latest

Test location /workspace/coverage/default/58.prim_prince_test.1799559268
Short name T171
Test name
Test status
Simulation time 1106350142 ps
CPU time 18.7 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:08 PM PDT 24
Peak memory 146648 kb
Host smart-29f99cb0-2794-46fb-b52c-2667a84d458a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1799559268 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 58.prim_prince_test.1799559268
Directory /workspace/58.prim_prince_test/latest

Test location /workspace/coverage/default/59.prim_prince_test.961246035
Short name T11
Test name
Test status
Simulation time 1959241564 ps
CPU time 32.21 seconds
Started Jun 11 12:25:36 PM PDT 24
Finished Jun 11 12:26:15 PM PDT 24
Peak memory 146580 kb
Host smart-53906788-8066-444a-951d-8d8ba8511db3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=961246035 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 59.prim_prince_test.961246035
Directory /workspace/59.prim_prince_test/latest

Test location /workspace/coverage/default/6.prim_prince_test.3916018766
Short name T55
Test name
Test status
Simulation time 2500668220 ps
CPU time 39.96 seconds
Started Jun 11 12:25:33 PM PDT 24
Finished Jun 11 12:26:22 PM PDT 24
Peak memory 146708 kb
Host smart-126ad921-7bae-4408-8751-2c8597baa7a0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3916018766 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 6.prim_prince_test.3916018766
Directory /workspace/6.prim_prince_test/latest

Test location /workspace/coverage/default/60.prim_prince_test.17173416
Short name T50
Test name
Test status
Simulation time 1959449790 ps
CPU time 31.94 seconds
Started Jun 11 12:25:38 PM PDT 24
Finished Jun 11 12:26:17 PM PDT 24
Peak memory 146256 kb
Host smart-31472fee-7c2e-4d4b-aad6-98751e235339
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=17173416 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 60.prim_prince_test.17173416
Directory /workspace/60.prim_prince_test/latest

Test location /workspace/coverage/default/61.prim_prince_test.3862952438
Short name T121
Test name
Test status
Simulation time 2603409380 ps
CPU time 43.57 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:39 PM PDT 24
Peak memory 146840 kb
Host smart-6952508b-c5fe-4140-81c9-9dd57bf7c2b0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3862952438 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 61.prim_prince_test.3862952438
Directory /workspace/61.prim_prince_test/latest

Test location /workspace/coverage/default/62.prim_prince_test.2437655914
Short name T495
Test name
Test status
Simulation time 2949364443 ps
CPU time 48.2 seconds
Started Jun 11 12:25:34 PM PDT 24
Finished Jun 11 12:26:32 PM PDT 24
Peak memory 146708 kb
Host smart-f7baad02-1da3-437f-beae-3f7afb8910d3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2437655914 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 62.prim_prince_test.2437655914
Directory /workspace/62.prim_prince_test/latest

Test location /workspace/coverage/default/63.prim_prince_test.1168843040
Short name T314
Test name
Test status
Simulation time 3483490000 ps
CPU time 55.81 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:48 PM PDT 24
Peak memory 146740 kb
Host smart-94adc6f0-2f00-4d52-a0a6-d8d9ca1e8113
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1168843040 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 63.prim_prince_test.1168843040
Directory /workspace/63.prim_prince_test/latest

Test location /workspace/coverage/default/64.prim_prince_test.3305896631
Short name T440
Test name
Test status
Simulation time 1880923315 ps
CPU time 30.07 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:17 PM PDT 24
Peak memory 146676 kb
Host smart-b047903e-2278-4014-8aef-6395dc9dbaa7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3305896631 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 64.prim_prince_test.3305896631
Directory /workspace/64.prim_prince_test/latest

Test location /workspace/coverage/default/65.prim_prince_test.2135205692
Short name T18
Test name
Test status
Simulation time 1514458521 ps
CPU time 23.82 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:09 PM PDT 24
Peak memory 146620 kb
Host smart-57c37b85-4b52-40e9-9d7f-c3ce343d7bbd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2135205692 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 65.prim_prince_test.2135205692
Directory /workspace/65.prim_prince_test/latest

Test location /workspace/coverage/default/66.prim_prince_test.2509889374
Short name T54
Test name
Test status
Simulation time 3220765151 ps
CPU time 52.87 seconds
Started Jun 11 12:25:38 PM PDT 24
Finished Jun 11 12:26:44 PM PDT 24
Peak memory 146700 kb
Host smart-26322fb8-38a5-4d75-8836-3807d665a0ae
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2509889374 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 66.prim_prince_test.2509889374
Directory /workspace/66.prim_prince_test/latest

Test location /workspace/coverage/default/67.prim_prince_test.1881829904
Short name T452
Test name
Test status
Simulation time 971894941 ps
CPU time 16.03 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:00 PM PDT 24
Peak memory 146676 kb
Host smart-904fb27b-99e3-496d-bad5-528c15e5bb11
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1881829904 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 67.prim_prince_test.1881829904
Directory /workspace/67.prim_prince_test/latest

Test location /workspace/coverage/default/68.prim_prince_test.727437153
Short name T483
Test name
Test status
Simulation time 828915813 ps
CPU time 13.39 seconds
Started Jun 11 12:25:41 PM PDT 24
Finished Jun 11 12:25:58 PM PDT 24
Peak memory 146668 kb
Host smart-b158030e-e681-4fa9-9b49-725a3a4e0f4c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=727437153 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 68.prim_prince_test.727437153
Directory /workspace/68.prim_prince_test/latest

Test location /workspace/coverage/default/69.prim_prince_test.1366929321
Short name T361
Test name
Test status
Simulation time 1420285071 ps
CPU time 23.51 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:14 PM PDT 24
Peak memory 146640 kb
Host smart-81bbc789-26a4-4af7-9320-bbfd1791352e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1366929321 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 69.prim_prince_test.1366929321
Directory /workspace/69.prim_prince_test/latest

Test location /workspace/coverage/default/7.prim_prince_test.4153187174
Short name T403
Test name
Test status
Simulation time 1119819886 ps
CPU time 18.19 seconds
Started Jun 11 12:25:32 PM PDT 24
Finished Jun 11 12:25:55 PM PDT 24
Peak memory 146576 kb
Host smart-8eff1f65-e762-4cc2-8a3b-18deb03a360c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4153187174 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 7.prim_prince_test.4153187174
Directory /workspace/7.prim_prince_test/latest

Test location /workspace/coverage/default/70.prim_prince_test.1759515800
Short name T292
Test name
Test status
Simulation time 1576471760 ps
CPU time 26.01 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:13 PM PDT 24
Peak memory 146584 kb
Host smart-a063a84e-ecab-4292-8e66-31ff2b6f3693
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1759515800 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 70.prim_prince_test.1759515800
Directory /workspace/70.prim_prince_test/latest

Test location /workspace/coverage/default/71.prim_prince_test.1696056374
Short name T33
Test name
Test status
Simulation time 2852473953 ps
CPU time 46.55 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:38 PM PDT 24
Peak memory 146692 kb
Host smart-d978933c-776f-4c85-bc01-d4e14aaaf5f1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1696056374 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 71.prim_prince_test.1696056374
Directory /workspace/71.prim_prince_test/latest

Test location /workspace/coverage/default/72.prim_prince_test.2868969408
Short name T152
Test name
Test status
Simulation time 3573271760 ps
CPU time 56.26 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:52 PM PDT 24
Peak memory 146728 kb
Host smart-71abffbd-ce64-4ef6-b207-86841565f91b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2868969408 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 72.prim_prince_test.2868969408
Directory /workspace/72.prim_prince_test/latest

Test location /workspace/coverage/default/73.prim_prince_test.359506595
Short name T471
Test name
Test status
Simulation time 3456414308 ps
CPU time 56.22 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:49 PM PDT 24
Peak memory 146696 kb
Host smart-a53424c6-5538-418d-84b4-3dce23fdff6d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=359506595 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 73.prim_prince_test.359506595
Directory /workspace/73.prim_prince_test/latest

Test location /workspace/coverage/default/74.prim_prince_test.955920201
Short name T142
Test name
Test status
Simulation time 1519291009 ps
CPU time 25.18 seconds
Started Jun 11 12:25:40 PM PDT 24
Finished Jun 11 12:26:12 PM PDT 24
Peak memory 146620 kb
Host smart-9764bb42-0a30-4893-b62f-651ef785c54d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=955920201 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 74.prim_prince_test.955920201
Directory /workspace/74.prim_prince_test/latest

Test location /workspace/coverage/default/75.prim_prince_test.2181717029
Short name T192
Test name
Test status
Simulation time 2613167908 ps
CPU time 41.67 seconds
Started Jun 11 12:25:42 PM PDT 24
Finished Jun 11 12:26:33 PM PDT 24
Peak memory 146648 kb
Host smart-e6723a88-0bd8-4241-9e96-ad65f997f2f6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2181717029 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 75.prim_prince_test.2181717029
Directory /workspace/75.prim_prince_test/latest

Test location /workspace/coverage/default/76.prim_prince_test.583040183
Short name T131
Test name
Test status
Simulation time 1120986019 ps
CPU time 18.32 seconds
Started Jun 11 12:25:38 PM PDT 24
Finished Jun 11 12:26:01 PM PDT 24
Peak memory 146216 kb
Host smart-51b280c2-6ce1-4496-b4de-9c377a0b38b8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=583040183 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 76.prim_prince_test.583040183
Directory /workspace/76.prim_prince_test/latest

Test location /workspace/coverage/default/77.prim_prince_test.744922339
Short name T460
Test name
Test status
Simulation time 877349435 ps
CPU time 14.14 seconds
Started Jun 11 12:25:41 PM PDT 24
Finished Jun 11 12:25:59 PM PDT 24
Peak memory 146668 kb
Host smart-6a18ca20-061e-49b8-be95-b59e31cafa61
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=744922339 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 77.prim_prince_test.744922339
Directory /workspace/77.prim_prince_test/latest

Test location /workspace/coverage/default/78.prim_prince_test.375640285
Short name T132
Test name
Test status
Simulation time 2048769813 ps
CPU time 33.81 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:27 PM PDT 24
Peak memory 146648 kb
Host smart-a8f4064e-1eda-4136-88d8-fdcf553bd55e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=375640285 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 78.prim_prince_test.375640285
Directory /workspace/78.prim_prince_test/latest

Test location /workspace/coverage/default/79.prim_prince_test.27892711
Short name T139
Test name
Test status
Simulation time 2163561783 ps
CPU time 34.54 seconds
Started Jun 11 12:25:45 PM PDT 24
Finished Jun 11 12:26:28 PM PDT 24
Peak memory 146572 kb
Host smart-03672913-86cb-45c9-a08a-df86ac3875b3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=27892711 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 79.prim_prince_test.27892711
Directory /workspace/79.prim_prince_test/latest

Test location /workspace/coverage/default/8.prim_prince_test.3949739472
Short name T193
Test name
Test status
Simulation time 2383276359 ps
CPU time 38.53 seconds
Started Jun 11 12:25:19 PM PDT 24
Finished Jun 11 12:26:06 PM PDT 24
Peak memory 146676 kb
Host smart-defd44c0-4256-4ff6-9a1a-d0b05bd4a62d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3949739472 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 8.prim_prince_test.3949739472
Directory /workspace/8.prim_prince_test/latest

Test location /workspace/coverage/default/80.prim_prince_test.251534787
Short name T215
Test name
Test status
Simulation time 3645397943 ps
CPU time 59.35 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:57 PM PDT 24
Peak memory 146596 kb
Host smart-dacc0489-552d-43c8-aef1-d19e768ea312
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=251534787 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 80.prim_prince_test.251534787
Directory /workspace/80.prim_prince_test/latest

Test location /workspace/coverage/default/81.prim_prince_test.3562679010
Short name T5
Test name
Test status
Simulation time 2453454876 ps
CPU time 39.47 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:32 PM PDT 24
Peak memory 146704 kb
Host smart-82ff8825-4599-4587-bcca-2ace781b31cb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3562679010 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 81.prim_prince_test.3562679010
Directory /workspace/81.prim_prince_test/latest

Test location /workspace/coverage/default/82.prim_prince_test.928665304
Short name T423
Test name
Test status
Simulation time 899307701 ps
CPU time 14.83 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:03 PM PDT 24
Peak memory 146508 kb
Host smart-f7f79c6c-4e8f-4e8c-8098-12d3498be352
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=928665304 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 82.prim_prince_test.928665304
Directory /workspace/82.prim_prince_test/latest

Test location /workspace/coverage/default/83.prim_prince_test.2191489580
Short name T90
Test name
Test status
Simulation time 3448160376 ps
CPU time 56.19 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:53 PM PDT 24
Peak memory 146704 kb
Host smart-475eb8e6-ce1c-4228-8a4e-40e769d60d46
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2191489580 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 83.prim_prince_test.2191489580
Directory /workspace/83.prim_prince_test/latest

Test location /workspace/coverage/default/84.prim_prince_test.3278038459
Short name T372
Test name
Test status
Simulation time 1422784490 ps
CPU time 23.34 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:13 PM PDT 24
Peak memory 146636 kb
Host smart-5a4038a6-7b3a-4f10-a218-30c71720cea2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3278038459 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 84.prim_prince_test.3278038459
Directory /workspace/84.prim_prince_test/latest

Test location /workspace/coverage/default/85.prim_prince_test.2484501588
Short name T108
Test name
Test status
Simulation time 3470106176 ps
CPU time 56.55 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:55 PM PDT 24
Peak memory 146664 kb
Host smart-4a4e9567-d74d-49b1-aa48-e3b2c4b353c8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2484501588 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 85.prim_prince_test.2484501588
Directory /workspace/85.prim_prince_test/latest

Test location /workspace/coverage/default/86.prim_prince_test.2773561056
Short name T122
Test name
Test status
Simulation time 3194179069 ps
CPU time 52.27 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:50 PM PDT 24
Peak memory 146664 kb
Host smart-6b0394a0-379b-47ed-ae2a-46cf334ed064
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2773561056 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 86.prim_prince_test.2773561056
Directory /workspace/86.prim_prince_test/latest

Test location /workspace/coverage/default/87.prim_prince_test.2805443535
Short name T153
Test name
Test status
Simulation time 1489971048 ps
CPU time 24.52 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:16 PM PDT 24
Peak memory 146600 kb
Host smart-fbdd3804-b624-4cd8-8431-48ce72484741
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2805443535 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 87.prim_prince_test.2805443535
Directory /workspace/87.prim_prince_test/latest

Test location /workspace/coverage/default/88.prim_prince_test.3053400132
Short name T389
Test name
Test status
Simulation time 2795050557 ps
CPU time 45.86 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:42 PM PDT 24
Peak memory 146664 kb
Host smart-0075f81b-51fc-4717-a889-001c68a82585
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3053400132 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 88.prim_prince_test.3053400132
Directory /workspace/88.prim_prince_test/latest

Test location /workspace/coverage/default/89.prim_prince_test.1927491257
Short name T201
Test name
Test status
Simulation time 3417914345 ps
CPU time 54.78 seconds
Started Jun 11 12:25:45 PM PDT 24
Finished Jun 11 12:26:53 PM PDT 24
Peak memory 146704 kb
Host smart-3b49171e-1dca-4d8d-852c-74cb8590c149
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1927491257 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 89.prim_prince_test.1927491257
Directory /workspace/89.prim_prince_test/latest

Test location /workspace/coverage/default/9.prim_prince_test.2023100789
Short name T418
Test name
Test status
Simulation time 2732660450 ps
CPU time 44.84 seconds
Started Jun 11 12:25:21 PM PDT 24
Finished Jun 11 12:26:16 PM PDT 24
Peak memory 146732 kb
Host smart-e5d0b638-a5f4-41e6-a102-52add7d4cf4d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2023100789 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 9.prim_prince_test.2023100789
Directory /workspace/9.prim_prince_test/latest

Test location /workspace/coverage/default/90.prim_prince_test.2824297889
Short name T263
Test name
Test status
Simulation time 3482555136 ps
CPU time 55.16 seconds
Started Jun 11 12:25:45 PM PDT 24
Finished Jun 11 12:26:52 PM PDT 24
Peak memory 146704 kb
Host smart-bdaf529c-0f2e-4cb8-b3e5-e2b832e84073
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2824297889 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 90.prim_prince_test.2824297889
Directory /workspace/90.prim_prince_test/latest

Test location /workspace/coverage/default/91.prim_prince_test.2381175862
Short name T268
Test name
Test status
Simulation time 1336691729 ps
CPU time 21.41 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:11 PM PDT 24
Peak memory 146604 kb
Host smart-076ae941-f387-42ff-8c16-640c9324e6dd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2381175862 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 91.prim_prince_test.2381175862
Directory /workspace/91.prim_prince_test/latest

Test location /workspace/coverage/default/92.prim_prince_test.1724609728
Short name T135
Test name
Test status
Simulation time 938495682 ps
CPU time 15.38 seconds
Started Jun 11 12:25:45 PM PDT 24
Finished Jun 11 12:26:06 PM PDT 24
Peak memory 146548 kb
Host smart-177d1a23-f2ea-4ea5-a4df-a91d86d53a96
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1724609728 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 92.prim_prince_test.1724609728
Directory /workspace/92.prim_prince_test/latest

Test location /workspace/coverage/default/93.prim_prince_test.1939547301
Short name T212
Test name
Test status
Simulation time 1214303111 ps
CPU time 20.41 seconds
Started Jun 11 12:25:42 PM PDT 24
Finished Jun 11 12:26:08 PM PDT 24
Peak memory 146804 kb
Host smart-d769b4c8-5712-40f3-b5b7-ac9ee3c5f21e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1939547301 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 93.prim_prince_test.1939547301
Directory /workspace/93.prim_prince_test/latest

Test location /workspace/coverage/default/94.prim_prince_test.4216748160
Short name T397
Test name
Test status
Simulation time 3376902279 ps
CPU time 55.43 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:53 PM PDT 24
Peak memory 146720 kb
Host smart-1bd53de9-1959-492b-a384-02bd8e5733c8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4216748160 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 94.prim_prince_test.4216748160
Directory /workspace/94.prim_prince_test/latest

Test location /workspace/coverage/default/95.prim_prince_test.1767057069
Short name T129
Test name
Test status
Simulation time 3684867745 ps
CPU time 60.07 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:59 PM PDT 24
Peak memory 146576 kb
Host smart-08f7e762-4ef0-470f-bc4a-d6e53bc40f14
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1767057069 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 95.prim_prince_test.1767057069
Directory /workspace/95.prim_prince_test/latest

Test location /workspace/coverage/default/96.prim_prince_test.2657463191
Short name T289
Test name
Test status
Simulation time 1821050900 ps
CPU time 29.38 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:20 PM PDT 24
Peak memory 146604 kb
Host smart-c48cb584-8f73-4b6b-893c-5c48dec9807e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2657463191 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 96.prim_prince_test.2657463191
Directory /workspace/96.prim_prince_test/latest

Test location /workspace/coverage/default/97.prim_prince_test.6567654
Short name T439
Test name
Test status
Simulation time 2582206727 ps
CPU time 40.92 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:33 PM PDT 24
Peak memory 146672 kb
Host smart-a6e34eac-96c1-4400-8d8b-607d96d95aa2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=6567654 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspac
e/coverage/default.vdb -cm_log /dev/null -cm_name 97.prim_prince_test.6567654
Directory /workspace/97.prim_prince_test/latest

Test location /workspace/coverage/default/98.prim_prince_test.3065816359
Short name T374
Test name
Test status
Simulation time 1870587268 ps
CPU time 29.93 seconds
Started Jun 11 12:25:43 PM PDT 24
Finished Jun 11 12:26:20 PM PDT 24
Peak memory 146604 kb
Host smart-deaed789-93e5-4f81-baa0-49731aee5b0d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3065816359 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 98.prim_prince_test.3065816359
Directory /workspace/98.prim_prince_test/latest

Test location /workspace/coverage/default/99.prim_prince_test.3819939016
Short name T93
Test name
Test status
Simulation time 2358179133 ps
CPU time 38.19 seconds
Started Jun 11 12:25:44 PM PDT 24
Finished Jun 11 12:26:31 PM PDT 24
Peak memory 146668 kb
Host smart-139c6498-9cd3-4382-b19c-3e8d6ddf16fb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3819939016 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 99.prim_prince_test.3819939016
Directory /workspace/99.prim_prince_test/latest
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%