Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00 100.00


Total test records in report: 500
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html
T251 /workspace/coverage/default/75.prim_prince_test.2610821092 Jun 29 06:18:05 PM PDT 24 Jun 29 06:19:15 PM PDT 24 3456784877 ps
T252 /workspace/coverage/default/148.prim_prince_test.4257536929 Jun 29 06:19:03 PM PDT 24 Jun 29 06:19:45 PM PDT 24 2007220683 ps
T253 /workspace/coverage/default/8.prim_prince_test.2668592568 Jun 29 06:17:41 PM PDT 24 Jun 29 06:18:40 PM PDT 24 3004967659 ps
T254 /workspace/coverage/default/167.prim_prince_test.200622449 Jun 29 06:19:14 PM PDT 24 Jun 29 06:19:48 PM PDT 24 1515462034 ps
T255 /workspace/coverage/default/55.prim_prince_test.2047696897 Jun 29 06:17:58 PM PDT 24 Jun 29 06:18:18 PM PDT 24 942438755 ps
T256 /workspace/coverage/default/350.prim_prince_test.3259878842 Jun 29 06:20:21 PM PDT 24 Jun 29 06:21:32 PM PDT 24 3147744212 ps
T257 /workspace/coverage/default/402.prim_prince_test.95692778 Jun 29 06:20:39 PM PDT 24 Jun 29 06:20:57 PM PDT 24 827054653 ps
T258 /workspace/coverage/default/224.prim_prince_test.1670496108 Jun 29 06:19:29 PM PDT 24 Jun 29 06:20:29 PM PDT 24 2846511559 ps
T259 /workspace/coverage/default/211.prim_prince_test.1675330844 Jun 29 06:19:28 PM PDT 24 Jun 29 06:20:15 PM PDT 24 2224681919 ps
T260 /workspace/coverage/default/131.prim_prince_test.224953882 Jun 29 06:18:54 PM PDT 24 Jun 29 06:20:08 PM PDT 24 3651666879 ps
T261 /workspace/coverage/default/341.prim_prince_test.1934989993 Jun 29 06:20:22 PM PDT 24 Jun 29 06:21:34 PM PDT 24 3468861564 ps
T262 /workspace/coverage/default/443.prim_prince_test.2500651336 Jun 29 06:21:01 PM PDT 24 Jun 29 06:21:26 PM PDT 24 1149711277 ps
T263 /workspace/coverage/default/317.prim_prince_test.1641480985 Jun 29 06:20:01 PM PDT 24 Jun 29 06:21:08 PM PDT 24 2965038925 ps
T264 /workspace/coverage/default/95.prim_prince_test.1891134360 Jun 29 06:18:16 PM PDT 24 Jun 29 06:19:15 PM PDT 24 2920947033 ps
T265 /workspace/coverage/default/50.prim_prince_test.4291509664 Jun 29 06:17:57 PM PDT 24 Jun 29 06:19:09 PM PDT 24 3437517910 ps
T266 /workspace/coverage/default/480.prim_prince_test.4266763541 Jun 29 06:21:10 PM PDT 24 Jun 29 06:22:25 PM PDT 24 3417117168 ps
T267 /workspace/coverage/default/318.prim_prince_test.2358602231 Jun 29 06:20:01 PM PDT 24 Jun 29 06:20:54 PM PDT 24 2400488257 ps
T268 /workspace/coverage/default/227.prim_prince_test.3723589554 Jun 29 06:19:29 PM PDT 24 Jun 29 06:20:08 PM PDT 24 1849143095 ps
T269 /workspace/coverage/default/126.prim_prince_test.680525941 Jun 29 06:18:47 PM PDT 24 Jun 29 06:19:15 PM PDT 24 1253687405 ps
T270 /workspace/coverage/default/189.prim_prince_test.3457563664 Jun 29 06:19:21 PM PDT 24 Jun 29 06:20:24 PM PDT 24 2824107932 ps
T271 /workspace/coverage/default/335.prim_prince_test.2341060527 Jun 29 06:20:08 PM PDT 24 Jun 29 06:21:16 PM PDT 24 3108838842 ps
T272 /workspace/coverage/default/215.prim_prince_test.3238598004 Jun 29 06:19:28 PM PDT 24 Jun 29 06:20:11 PM PDT 24 2040754075 ps
T273 /workspace/coverage/default/242.prim_prince_test.1265568279 Jun 29 06:19:35 PM PDT 24 Jun 29 06:20:03 PM PDT 24 1255627178 ps
T274 /workspace/coverage/default/442.prim_prince_test.484488246 Jun 29 06:21:01 PM PDT 24 Jun 29 06:21:40 PM PDT 24 1792317338 ps
T275 /workspace/coverage/default/416.prim_prince_test.1667163397 Jun 29 06:20:49 PM PDT 24 Jun 29 06:21:45 PM PDT 24 2617944705 ps
T276 /workspace/coverage/default/330.prim_prince_test.729383701 Jun 29 06:20:13 PM PDT 24 Jun 29 06:21:26 PM PDT 24 3316284870 ps
T277 /workspace/coverage/default/481.prim_prince_test.3193231502 Jun 29 06:21:10 PM PDT 24 Jun 29 06:22:01 PM PDT 24 2447968260 ps
T278 /workspace/coverage/default/190.prim_prince_test.1768668631 Jun 29 06:19:20 PM PDT 24 Jun 29 06:20:12 PM PDT 24 2543316059 ps
T279 /workspace/coverage/default/12.prim_prince_test.4002155864 Jun 29 06:17:48 PM PDT 24 Jun 29 06:19:07 PM PDT 24 3705352786 ps
T280 /workspace/coverage/default/276.prim_prince_test.323084139 Jun 29 06:19:49 PM PDT 24 Jun 29 06:20:33 PM PDT 24 1981774046 ps
T281 /workspace/coverage/default/307.prim_prince_test.3189886911 Jun 29 06:20:01 PM PDT 24 Jun 29 06:21:04 PM PDT 24 3260695469 ps
T282 /workspace/coverage/default/46.prim_prince_test.421196738 Jun 29 06:17:55 PM PDT 24 Jun 29 06:18:52 PM PDT 24 2664638016 ps
T283 /workspace/coverage/default/192.prim_prince_test.848818750 Jun 29 06:19:21 PM PDT 24 Jun 29 06:20:28 PM PDT 24 3207527606 ps
T284 /workspace/coverage/default/395.prim_prince_test.3561108092 Jun 29 06:20:39 PM PDT 24 Jun 29 06:21:52 PM PDT 24 3408584642 ps
T285 /workspace/coverage/default/347.prim_prince_test.1508249861 Jun 29 06:20:24 PM PDT 24 Jun 29 06:21:25 PM PDT 24 2795519112 ps
T286 /workspace/coverage/default/271.prim_prince_test.3095786453 Jun 29 06:19:45 PM PDT 24 Jun 29 06:20:48 PM PDT 24 2951980229 ps
T287 /workspace/coverage/default/301.prim_prince_test.229514416 Jun 29 06:19:57 PM PDT 24 Jun 29 06:21:08 PM PDT 24 3199452938 ps
T288 /workspace/coverage/default/326.prim_prince_test.1630941861 Jun 29 06:20:10 PM PDT 24 Jun 29 06:21:25 PM PDT 24 3622016368 ps
T289 /workspace/coverage/default/463.prim_prince_test.2429832656 Jun 29 06:21:02 PM PDT 24 Jun 29 06:21:50 PM PDT 24 2283036444 ps
T290 /workspace/coverage/default/77.prim_prince_test.2250303677 Jun 29 06:18:04 PM PDT 24 Jun 29 06:19:02 PM PDT 24 3021194047 ps
T291 /workspace/coverage/default/49.prim_prince_test.2994803710 Jun 29 06:17:56 PM PDT 24 Jun 29 06:19:06 PM PDT 24 3443753217 ps
T292 /workspace/coverage/default/495.prim_prince_test.649307131 Jun 29 06:21:13 PM PDT 24 Jun 29 06:22:11 PM PDT 24 2803166636 ps
T293 /workspace/coverage/default/243.prim_prince_test.531085140 Jun 29 06:19:38 PM PDT 24 Jun 29 06:20:50 PM PDT 24 3610327075 ps
T294 /workspace/coverage/default/345.prim_prince_test.305634168 Jun 29 06:20:21 PM PDT 24 Jun 29 06:20:46 PM PDT 24 1048919559 ps
T295 /workspace/coverage/default/127.prim_prince_test.1703743294 Jun 29 06:18:46 PM PDT 24 Jun 29 06:19:42 PM PDT 24 2608288079 ps
T296 /workspace/coverage/default/293.prim_prince_test.802307682 Jun 29 06:19:54 PM PDT 24 Jun 29 06:20:33 PM PDT 24 1821574877 ps
T297 /workspace/coverage/default/213.prim_prince_test.1734522534 Jun 29 06:19:30 PM PDT 24 Jun 29 06:20:38 PM PDT 24 3272929456 ps
T298 /workspace/coverage/default/390.prim_prince_test.4259925971 Jun 29 06:20:39 PM PDT 24 Jun 29 06:21:49 PM PDT 24 3366622833 ps
T299 /workspace/coverage/default/257.prim_prince_test.56127312 Jun 29 06:19:43 PM PDT 24 Jun 29 06:20:50 PM PDT 24 3316332689 ps
T300 /workspace/coverage/default/230.prim_prince_test.3286923097 Jun 29 06:19:30 PM PDT 24 Jun 29 06:20:25 PM PDT 24 2573983823 ps
T301 /workspace/coverage/default/274.prim_prince_test.3571883589 Jun 29 06:19:44 PM PDT 24 Jun 29 06:20:45 PM PDT 24 2711732375 ps
T302 /workspace/coverage/default/444.prim_prince_test.1975773442 Jun 29 06:21:01 PM PDT 24 Jun 29 06:22:11 PM PDT 24 3449427277 ps
T303 /workspace/coverage/default/361.prim_prince_test.1296013181 Jun 29 06:20:20 PM PDT 24 Jun 29 06:21:24 PM PDT 24 2965766622 ps
T304 /workspace/coverage/default/469.prim_prince_test.585381544 Jun 29 06:21:03 PM PDT 24 Jun 29 06:22:05 PM PDT 24 2820407296 ps
T305 /workspace/coverage/default/252.prim_prince_test.3667081790 Jun 29 06:19:36 PM PDT 24 Jun 29 06:19:56 PM PDT 24 926749969 ps
T306 /workspace/coverage/default/287.prim_prince_test.2390729539 Jun 29 06:19:46 PM PDT 24 Jun 29 06:20:38 PM PDT 24 2551916408 ps
T307 /workspace/coverage/default/449.prim_prince_test.3484243034 Jun 29 06:21:05 PM PDT 24 Jun 29 06:21:24 PM PDT 24 871485859 ps
T308 /workspace/coverage/default/177.prim_prince_test.3832007598 Jun 29 06:19:11 PM PDT 24 Jun 29 06:20:00 PM PDT 24 2494445513 ps
T309 /workspace/coverage/default/386.prim_prince_test.2489260136 Jun 29 06:20:39 PM PDT 24 Jun 29 06:21:39 PM PDT 24 2844925230 ps
T310 /workspace/coverage/default/262.prim_prince_test.2553539755 Jun 29 06:19:45 PM PDT 24 Jun 29 06:20:19 PM PDT 24 1570532081 ps
T311 /workspace/coverage/default/168.prim_prince_test.3185103897 Jun 29 06:19:12 PM PDT 24 Jun 29 06:20:29 PM PDT 24 3705755786 ps
T312 /workspace/coverage/default/185.prim_prince_test.3877557837 Jun 29 06:19:21 PM PDT 24 Jun 29 06:20:03 PM PDT 24 2030126491 ps
T313 /workspace/coverage/default/422.prim_prince_test.2591938514 Jun 29 06:20:45 PM PDT 24 Jun 29 06:21:08 PM PDT 24 988924339 ps
T314 /workspace/coverage/default/352.prim_prince_test.2345514858 Jun 29 06:20:21 PM PDT 24 Jun 29 06:21:27 PM PDT 24 2887861998 ps
T315 /workspace/coverage/default/23.prim_prince_test.3330654424 Jun 29 06:17:47 PM PDT 24 Jun 29 06:18:27 PM PDT 24 1787635425 ps
T316 /workspace/coverage/default/292.prim_prince_test.1419045398 Jun 29 06:19:51 PM PDT 24 Jun 29 06:20:15 PM PDT 24 1149018888 ps
T317 /workspace/coverage/default/305.prim_prince_test.3583507582 Jun 29 06:19:52 PM PDT 24 Jun 29 06:20:19 PM PDT 24 1272046499 ps
T318 /workspace/coverage/default/128.prim_prince_test.3768578807 Jun 29 06:18:45 PM PDT 24 Jun 29 06:19:21 PM PDT 24 1616986832 ps
T319 /workspace/coverage/default/468.prim_prince_test.3351157877 Jun 29 06:21:03 PM PDT 24 Jun 29 06:21:58 PM PDT 24 2469371539 ps
T320 /workspace/coverage/default/206.prim_prince_test.55192795 Jun 29 06:19:21 PM PDT 24 Jun 29 06:20:32 PM PDT 24 3510635679 ps
T321 /workspace/coverage/default/275.prim_prince_test.1190787660 Jun 29 06:19:46 PM PDT 24 Jun 29 06:20:47 PM PDT 24 2923361482 ps
T322 /workspace/coverage/default/426.prim_prince_test.2112452611 Jun 29 06:20:53 PM PDT 24 Jun 29 06:21:59 PM PDT 24 3187419758 ps
T323 /workspace/coverage/default/103.prim_prince_test.1482341010 Jun 29 06:18:30 PM PDT 24 Jun 29 06:18:58 PM PDT 24 1287595488 ps
T324 /workspace/coverage/default/254.prim_prince_test.244158257 Jun 29 06:19:45 PM PDT 24 Jun 29 06:20:19 PM PDT 24 1492175136 ps
T325 /workspace/coverage/default/273.prim_prince_test.2446379984 Jun 29 06:19:45 PM PDT 24 Jun 29 06:20:23 PM PDT 24 1694377201 ps
T326 /workspace/coverage/default/281.prim_prince_test.865463582 Jun 29 06:19:49 PM PDT 24 Jun 29 06:20:21 PM PDT 24 1460057092 ps
T327 /workspace/coverage/default/246.prim_prince_test.885101014 Jun 29 06:19:39 PM PDT 24 Jun 29 06:20:38 PM PDT 24 2849829546 ps
T328 /workspace/coverage/default/102.prim_prince_test.425410148 Jun 29 06:18:25 PM PDT 24 Jun 29 06:18:45 PM PDT 24 948552401 ps
T329 /workspace/coverage/default/96.prim_prince_test.1510727247 Jun 29 06:18:16 PM PDT 24 Jun 29 06:19:22 PM PDT 24 3198578683 ps
T330 /workspace/coverage/default/489.prim_prince_test.2869705846 Jun 29 06:21:12 PM PDT 24 Jun 29 06:21:47 PM PDT 24 1628635689 ps
T331 /workspace/coverage/default/139.prim_prince_test.3322904615 Jun 29 06:18:56 PM PDT 24 Jun 29 06:19:45 PM PDT 24 2377807936 ps
T332 /workspace/coverage/default/212.prim_prince_test.3656114000 Jun 29 06:19:27 PM PDT 24 Jun 29 06:19:47 PM PDT 24 918235469 ps
T333 /workspace/coverage/default/456.prim_prince_test.1378298124 Jun 29 06:21:02 PM PDT 24 Jun 29 06:21:38 PM PDT 24 1771434268 ps
T334 /workspace/coverage/default/105.prim_prince_test.3891279652 Jun 29 06:18:31 PM PDT 24 Jun 29 06:19:41 PM PDT 24 3240665899 ps
T335 /workspace/coverage/default/47.prim_prince_test.2021573282 Jun 29 06:17:57 PM PDT 24 Jun 29 06:18:30 PM PDT 24 1563458619 ps
T336 /workspace/coverage/default/406.prim_prince_test.293612920 Jun 29 06:20:44 PM PDT 24 Jun 29 06:21:39 PM PDT 24 2679359525 ps
T337 /workspace/coverage/default/196.prim_prince_test.4228673190 Jun 29 06:19:22 PM PDT 24 Jun 29 06:20:25 PM PDT 24 3163612956 ps
T338 /workspace/coverage/default/156.prim_prince_test.1402681555 Jun 29 06:19:05 PM PDT 24 Jun 29 06:19:42 PM PDT 24 1795750371 ps
T339 /workspace/coverage/default/1.prim_prince_test.1442804568 Jun 29 06:17:40 PM PDT 24 Jun 29 06:18:52 PM PDT 24 3476877628 ps
T340 /workspace/coverage/default/27.prim_prince_test.473887163 Jun 29 06:17:49 PM PDT 24 Jun 29 06:18:45 PM PDT 24 2701890125 ps
T341 /workspace/coverage/default/405.prim_prince_test.89538900 Jun 29 06:20:50 PM PDT 24 Jun 29 06:21:26 PM PDT 24 1648667672 ps
T342 /workspace/coverage/default/477.prim_prince_test.3908670184 Jun 29 06:21:13 PM PDT 24 Jun 29 06:21:47 PM PDT 24 1624790182 ps
T343 /workspace/coverage/default/401.prim_prince_test.1416487824 Jun 29 06:20:40 PM PDT 24 Jun 29 06:21:53 PM PDT 24 3591150474 ps
T344 /workspace/coverage/default/393.prim_prince_test.982937913 Jun 29 06:20:39 PM PDT 24 Jun 29 06:21:30 PM PDT 24 2575106776 ps
T345 /workspace/coverage/default/68.prim_prince_test.3935490415 Jun 29 06:18:06 PM PDT 24 Jun 29 06:18:30 PM PDT 24 1223550526 ps
T346 /workspace/coverage/default/384.prim_prince_test.4273360120 Jun 29 06:20:31 PM PDT 24 Jun 29 06:21:40 PM PDT 24 3168544721 ps
T347 /workspace/coverage/default/240.prim_prince_test.3940707851 Jun 29 06:19:38 PM PDT 24 Jun 29 06:20:10 PM PDT 24 1466085500 ps
T348 /workspace/coverage/default/286.prim_prince_test.4174546896 Jun 29 06:19:44 PM PDT 24 Jun 29 06:20:44 PM PDT 24 2739755997 ps
T349 /workspace/coverage/default/299.prim_prince_test.2481378712 Jun 29 06:19:58 PM PDT 24 Jun 29 06:21:06 PM PDT 24 3100236580 ps
T350 /workspace/coverage/default/266.prim_prince_test.3535048009 Jun 29 06:19:45 PM PDT 24 Jun 29 06:20:20 PM PDT 24 1507056450 ps
T351 /workspace/coverage/default/363.prim_prince_test.2100809500 Jun 29 06:20:29 PM PDT 24 Jun 29 06:21:00 PM PDT 24 1482752620 ps
T352 /workspace/coverage/default/270.prim_prince_test.1979449206 Jun 29 06:19:44 PM PDT 24 Jun 29 06:20:24 PM PDT 24 1864392459 ps
T353 /workspace/coverage/default/297.prim_prince_test.2667590380 Jun 29 06:19:52 PM PDT 24 Jun 29 06:20:16 PM PDT 24 1051714896 ps
T354 /workspace/coverage/default/381.prim_prince_test.31989621 Jun 29 06:20:30 PM PDT 24 Jun 29 06:20:57 PM PDT 24 1254948856 ps
T355 /workspace/coverage/default/435.prim_prince_test.2449172811 Jun 29 06:20:55 PM PDT 24 Jun 29 06:21:36 PM PDT 24 1883896271 ps
T356 /workspace/coverage/default/152.prim_prince_test.559755642 Jun 29 06:19:03 PM PDT 24 Jun 29 06:19:44 PM PDT 24 1885178098 ps
T357 /workspace/coverage/default/359.prim_prince_test.761664978 Jun 29 06:20:25 PM PDT 24 Jun 29 06:20:47 PM PDT 24 963222691 ps
T358 /workspace/coverage/default/464.prim_prince_test.399607508 Jun 29 06:21:02 PM PDT 24 Jun 29 06:21:53 PM PDT 24 2326254373 ps
T359 /workspace/coverage/default/392.prim_prince_test.3399041908 Jun 29 06:20:38 PM PDT 24 Jun 29 06:20:59 PM PDT 24 955598294 ps
T360 /workspace/coverage/default/130.prim_prince_test.2666969558 Jun 29 06:18:56 PM PDT 24 Jun 29 06:20:09 PM PDT 24 3568078544 ps
T361 /workspace/coverage/default/404.prim_prince_test.2496319846 Jun 29 06:20:45 PM PDT 24 Jun 29 06:21:21 PM PDT 24 1840360548 ps
T362 /workspace/coverage/default/118.prim_prince_test.516256142 Jun 29 06:18:46 PM PDT 24 Jun 29 06:19:08 PM PDT 24 1021621157 ps
T363 /workspace/coverage/default/420.prim_prince_test.2575618186 Jun 29 06:20:43 PM PDT 24 Jun 29 06:21:24 PM PDT 24 1974424715 ps
T364 /workspace/coverage/default/193.prim_prince_test.1962890681 Jun 29 06:19:21 PM PDT 24 Jun 29 06:19:52 PM PDT 24 1529947173 ps
T365 /workspace/coverage/default/355.prim_prince_test.1093857868 Jun 29 06:20:21 PM PDT 24 Jun 29 06:20:45 PM PDT 24 1063923523 ps
T366 /workspace/coverage/default/457.prim_prince_test.994119029 Jun 29 06:21:02 PM PDT 24 Jun 29 06:22:25 PM PDT 24 3731519597 ps
T367 /workspace/coverage/default/471.prim_prince_test.1758555294 Jun 29 06:21:01 PM PDT 24 Jun 29 06:22:17 PM PDT 24 3640437277 ps
T368 /workspace/coverage/default/38.prim_prince_test.1560813672 Jun 29 06:17:57 PM PDT 24 Jun 29 06:18:35 PM PDT 24 1710109997 ps
T369 /workspace/coverage/default/244.prim_prince_test.1714710179 Jun 29 06:19:41 PM PDT 24 Jun 29 06:20:58 PM PDT 24 3446713755 ps
T370 /workspace/coverage/default/175.prim_prince_test.3789761798 Jun 29 06:19:11 PM PDT 24 Jun 29 06:20:23 PM PDT 24 3539234713 ps
T371 /workspace/coverage/default/24.prim_prince_test.3529552408 Jun 29 06:17:47 PM PDT 24 Jun 29 06:18:31 PM PDT 24 2219897292 ps
T372 /workspace/coverage/default/492.prim_prince_test.1455861007 Jun 29 06:21:07 PM PDT 24 Jun 29 06:22:03 PM PDT 24 2587750456 ps
T373 /workspace/coverage/default/291.prim_prince_test.312584803 Jun 29 06:19:44 PM PDT 24 Jun 29 06:20:02 PM PDT 24 842474948 ps
T374 /workspace/coverage/default/441.prim_prince_test.4542555 Jun 29 06:20:52 PM PDT 24 Jun 29 06:21:20 PM PDT 24 1373877492 ps
T375 /workspace/coverage/default/154.prim_prince_test.2494445084 Jun 29 06:19:02 PM PDT 24 Jun 29 06:20:14 PM PDT 24 3398783528 ps
T376 /workspace/coverage/default/135.prim_prince_test.1865649601 Jun 29 06:18:55 PM PDT 24 Jun 29 06:19:12 PM PDT 24 847683325 ps
T377 /workspace/coverage/default/303.prim_prince_test.4316297 Jun 29 06:19:57 PM PDT 24 Jun 29 06:20:54 PM PDT 24 2598321510 ps
T378 /workspace/coverage/default/351.prim_prince_test.4004414588 Jun 29 06:20:20 PM PDT 24 Jun 29 06:21:06 PM PDT 24 2255788287 ps
T379 /workspace/coverage/default/116.prim_prince_test.4025735471 Jun 29 06:18:46 PM PDT 24 Jun 29 06:19:29 PM PDT 24 1917456294 ps
T380 /workspace/coverage/default/424.prim_prince_test.2303122610 Jun 29 06:20:53 PM PDT 24 Jun 29 06:22:12 PM PDT 24 3652691218 ps
T381 /workspace/coverage/default/217.prim_prince_test.1732543940 Jun 29 06:19:29 PM PDT 24 Jun 29 06:20:37 PM PDT 24 3190174619 ps
T382 /workspace/coverage/default/218.prim_prince_test.802630004 Jun 29 06:19:28 PM PDT 24 Jun 29 06:20:29 PM PDT 24 3224113913 ps
T383 /workspace/coverage/default/372.prim_prince_test.420100428 Jun 29 06:20:29 PM PDT 24 Jun 29 06:21:42 PM PDT 24 3363472648 ps
T384 /workspace/coverage/default/400.prim_prince_test.4134987074 Jun 29 06:20:38 PM PDT 24 Jun 29 06:21:16 PM PDT 24 1838543265 ps
T385 /workspace/coverage/default/280.prim_prince_test.6138573 Jun 29 06:19:45 PM PDT 24 Jun 29 06:20:48 PM PDT 24 2858605653 ps
T386 /workspace/coverage/default/496.prim_prince_test.926005067 Jun 29 06:21:07 PM PDT 24 Jun 29 06:21:50 PM PDT 24 2031261459 ps
T387 /workspace/coverage/default/269.prim_prince_test.2776284962 Jun 29 06:19:47 PM PDT 24 Jun 29 06:20:22 PM PDT 24 1571929307 ps
T388 /workspace/coverage/default/165.prim_prince_test.4107964238 Jun 29 06:19:11 PM PDT 24 Jun 29 06:19:45 PM PDT 24 1517747242 ps
T389 /workspace/coverage/default/360.prim_prince_test.3134396907 Jun 29 06:20:21 PM PDT 24 Jun 29 06:21:42 PM PDT 24 3684847142 ps
T390 /workspace/coverage/default/200.prim_prince_test.1837290494 Jun 29 06:19:21 PM PDT 24 Jun 29 06:19:44 PM PDT 24 1075474139 ps
T391 /workspace/coverage/default/498.prim_prince_test.2375755458 Jun 29 06:21:18 PM PDT 24 Jun 29 06:21:52 PM PDT 24 1604971250 ps
T392 /workspace/coverage/default/166.prim_prince_test.1831432677 Jun 29 06:19:13 PM PDT 24 Jun 29 06:20:04 PM PDT 24 2322246669 ps
T393 /workspace/coverage/default/455.prim_prince_test.2997731293 Jun 29 06:21:00 PM PDT 24 Jun 29 06:22:06 PM PDT 24 3048102420 ps
T394 /workspace/coverage/default/412.prim_prince_test.1599701233 Jun 29 06:20:46 PM PDT 24 Jun 29 06:21:11 PM PDT 24 1074217898 ps
T395 /workspace/coverage/default/409.prim_prince_test.2443975774 Jun 29 06:20:45 PM PDT 24 Jun 29 06:21:43 PM PDT 24 2697658913 ps
T396 /workspace/coverage/default/353.prim_prince_test.2298751975 Jun 29 06:20:24 PM PDT 24 Jun 29 06:21:07 PM PDT 24 1961951910 ps
T397 /workspace/coverage/default/54.prim_prince_test.4062523159 Jun 29 06:17:56 PM PDT 24 Jun 29 06:18:48 PM PDT 24 2446052614 ps
T398 /workspace/coverage/default/336.prim_prince_test.4025144390 Jun 29 06:20:23 PM PDT 24 Jun 29 06:21:28 PM PDT 24 3292390402 ps
T399 /workspace/coverage/default/169.prim_prince_test.884426186 Jun 29 06:19:14 PM PDT 24 Jun 29 06:20:36 PM PDT 24 3706768661 ps
T400 /workspace/coverage/default/195.prim_prince_test.1168257538 Jun 29 06:19:20 PM PDT 24 Jun 29 06:20:21 PM PDT 24 2830852938 ps
T401 /workspace/coverage/default/458.prim_prince_test.1076863548 Jun 29 06:21:03 PM PDT 24 Jun 29 06:22:12 PM PDT 24 3456320455 ps
T402 /workspace/coverage/default/337.prim_prince_test.4043536280 Jun 29 06:20:22 PM PDT 24 Jun 29 06:21:14 PM PDT 24 2411146602 ps
T403 /workspace/coverage/default/178.prim_prince_test.654598100 Jun 29 06:19:14 PM PDT 24 Jun 29 06:19:45 PM PDT 24 1371823146 ps
T404 /workspace/coverage/default/2.prim_prince_test.2221347670 Jun 29 06:17:41 PM PDT 24 Jun 29 06:18:05 PM PDT 24 1168035434 ps
T405 /workspace/coverage/default/229.prim_prince_test.632900915 Jun 29 06:19:32 PM PDT 24 Jun 29 06:20:12 PM PDT 24 1945895673 ps
T406 /workspace/coverage/default/137.prim_prince_test.146730531 Jun 29 06:18:58 PM PDT 24 Jun 29 06:20:00 PM PDT 24 2851978526 ps
T407 /workspace/coverage/default/467.prim_prince_test.2258884136 Jun 29 06:21:05 PM PDT 24 Jun 29 06:21:29 PM PDT 24 1038479253 ps
T408 /workspace/coverage/default/145.prim_prince_test.2441681593 Jun 29 06:19:01 PM PDT 24 Jun 29 06:19:44 PM PDT 24 2012707304 ps
T409 /workspace/coverage/default/41.prim_prince_test.1941393232 Jun 29 06:17:57 PM PDT 24 Jun 29 06:18:44 PM PDT 24 2457405733 ps
T410 /workspace/coverage/default/176.prim_prince_test.2094378206 Jun 29 06:19:10 PM PDT 24 Jun 29 06:20:18 PM PDT 24 3103768622 ps
T411 /workspace/coverage/default/204.prim_prince_test.3967798372 Jun 29 06:19:22 PM PDT 24 Jun 29 06:20:04 PM PDT 24 2089031852 ps
T412 /workspace/coverage/default/160.prim_prince_test.1256295530 Jun 29 06:19:05 PM PDT 24 Jun 29 06:20:03 PM PDT 24 2923854269 ps
T413 /workspace/coverage/default/210.prim_prince_test.2257698102 Jun 29 06:19:30 PM PDT 24 Jun 29 06:20:34 PM PDT 24 2940241868 ps
T414 /workspace/coverage/default/334.prim_prince_test.780391198 Jun 29 06:20:08 PM PDT 24 Jun 29 06:21:16 PM PDT 24 3231112169 ps
T415 /workspace/coverage/default/15.prim_prince_test.2116840062 Jun 29 06:17:46 PM PDT 24 Jun 29 06:18:54 PM PDT 24 3173426649 ps
T416 /workspace/coverage/default/239.prim_prince_test.285312869 Jun 29 06:19:36 PM PDT 24 Jun 29 06:19:55 PM PDT 24 808285927 ps
T417 /workspace/coverage/default/370.prim_prince_test.1566653139 Jun 29 06:20:30 PM PDT 24 Jun 29 06:21:36 PM PDT 24 3161333023 ps
T418 /workspace/coverage/default/13.prim_prince_test.3193218580 Jun 29 06:17:50 PM PDT 24 Jun 29 06:18:53 PM PDT 24 2856246866 ps
T419 /workspace/coverage/default/100.prim_prince_test.1717852438 Jun 29 06:18:23 PM PDT 24 Jun 29 06:18:59 PM PDT 24 1674122997 ps
T420 /workspace/coverage/default/342.prim_prince_test.926635614 Jun 29 06:20:21 PM PDT 24 Jun 29 06:21:18 PM PDT 24 2631352112 ps
T421 /workspace/coverage/default/369.prim_prince_test.2153269516 Jun 29 06:20:30 PM PDT 24 Jun 29 06:21:32 PM PDT 24 3055971445 ps
T422 /workspace/coverage/default/51.prim_prince_test.353794761 Jun 29 06:17:56 PM PDT 24 Jun 29 06:19:12 PM PDT 24 3626165620 ps
T423 /workspace/coverage/default/79.prim_prince_test.657164457 Jun 29 06:18:08 PM PDT 24 Jun 29 06:19:05 PM PDT 24 2628036157 ps
T424 /workspace/coverage/default/237.prim_prince_test.3305140311 Jun 29 06:19:29 PM PDT 24 Jun 29 06:20:41 PM PDT 24 3388231907 ps
T425 /workspace/coverage/default/429.prim_prince_test.3435480193 Jun 29 06:20:55 PM PDT 24 Jun 29 06:22:11 PM PDT 24 3585200979 ps
T426 /workspace/coverage/default/332.prim_prince_test.3207076888 Jun 29 06:20:10 PM PDT 24 Jun 29 06:20:41 PM PDT 24 1526898030 ps
T427 /workspace/coverage/default/104.prim_prince_test.3759730213 Jun 29 06:18:29 PM PDT 24 Jun 29 06:18:55 PM PDT 24 1260233501 ps
T428 /workspace/coverage/default/472.prim_prince_test.3509967153 Jun 29 06:21:09 PM PDT 24 Jun 29 06:21:57 PM PDT 24 2257897705 ps
T429 /workspace/coverage/default/300.prim_prince_test.25265989 Jun 29 06:19:58 PM PDT 24 Jun 29 06:20:44 PM PDT 24 2125339456 ps
T430 /workspace/coverage/default/147.prim_prince_test.3644662730 Jun 29 06:19:03 PM PDT 24 Jun 29 06:20:02 PM PDT 24 2736741836 ps
T431 /workspace/coverage/default/86.prim_prince_test.866614804 Jun 29 06:18:14 PM PDT 24 Jun 29 06:19:06 PM PDT 24 2435240890 ps
T432 /workspace/coverage/default/238.prim_prince_test.3979082787 Jun 29 06:19:35 PM PDT 24 Jun 29 06:20:26 PM PDT 24 2445291509 ps
T433 /workspace/coverage/default/94.prim_prince_test.1373826437 Jun 29 06:18:14 PM PDT 24 Jun 29 06:18:58 PM PDT 24 1921913472 ps
T434 /workspace/coverage/default/302.prim_prince_test.2112913379 Jun 29 06:19:52 PM PDT 24 Jun 29 06:21:04 PM PDT 24 3176086391 ps
T435 /workspace/coverage/default/191.prim_prince_test.309049376 Jun 29 06:19:23 PM PDT 24 Jun 29 06:20:10 PM PDT 24 2123276253 ps
T436 /workspace/coverage/default/114.prim_prince_test.3621559615 Jun 29 06:18:37 PM PDT 24 Jun 29 06:19:53 PM PDT 24 3562634730 ps
T437 /workspace/coverage/default/57.prim_prince_test.1821115293 Jun 29 06:17:57 PM PDT 24 Jun 29 06:18:18 PM PDT 24 960622841 ps
T438 /workspace/coverage/default/90.prim_prince_test.490637279 Jun 29 06:18:16 PM PDT 24 Jun 29 06:18:53 PM PDT 24 1907499157 ps
T439 /workspace/coverage/default/339.prim_prince_test.2430855809 Jun 29 06:20:21 PM PDT 24 Jun 29 06:21:03 PM PDT 24 2002019692 ps
T440 /workspace/coverage/default/63.prim_prince_test.597977084 Jun 29 06:18:05 PM PDT 24 Jun 29 06:18:57 PM PDT 24 2312327928 ps
T441 /workspace/coverage/default/371.prim_prince_test.2610089864 Jun 29 06:20:28 PM PDT 24 Jun 29 06:21:24 PM PDT 24 2612181106 ps
T442 /workspace/coverage/default/408.prim_prince_test.1711393044 Jun 29 06:20:46 PM PDT 24 Jun 29 06:21:42 PM PDT 24 2789661634 ps
T443 /workspace/coverage/default/149.prim_prince_test.2288512926 Jun 29 06:19:04 PM PDT 24 Jun 29 06:19:46 PM PDT 24 1899239307 ps
T444 /workspace/coverage/default/81.prim_prince_test.4120093465 Jun 29 06:18:14 PM PDT 24 Jun 29 06:19:15 PM PDT 24 2798516522 ps
T445 /workspace/coverage/default/5.prim_prince_test.1879464043 Jun 29 06:17:41 PM PDT 24 Jun 29 06:18:43 PM PDT 24 2925763252 ps
T446 /workspace/coverage/default/447.prim_prince_test.1827836151 Jun 29 06:21:01 PM PDT 24 Jun 29 06:21:47 PM PDT 24 2110490697 ps
T447 /workspace/coverage/default/9.prim_prince_test.2800018113 Jun 29 06:17:42 PM PDT 24 Jun 29 06:18:12 PM PDT 24 1367557743 ps
T448 /workspace/coverage/default/488.prim_prince_test.1487178152 Jun 29 06:21:09 PM PDT 24 Jun 29 06:21:46 PM PDT 24 1660750775 ps
T449 /workspace/coverage/default/44.prim_prince_test.909221263 Jun 29 06:17:57 PM PDT 24 Jun 29 06:18:24 PM PDT 24 1254280722 ps
T450 /workspace/coverage/default/182.prim_prince_test.1923500349 Jun 29 06:19:24 PM PDT 24 Jun 29 06:20:32 PM PDT 24 3118620683 ps
T451 /workspace/coverage/default/459.prim_prince_test.1225049748 Jun 29 06:21:01 PM PDT 24 Jun 29 06:22:04 PM PDT 24 3039169851 ps
T452 /workspace/coverage/default/155.prim_prince_test.229190981 Jun 29 06:19:04 PM PDT 24 Jun 29 06:20:19 PM PDT 24 3703933817 ps
T453 /workspace/coverage/default/403.prim_prince_test.4251330056 Jun 29 06:20:38 PM PDT 24 Jun 29 06:21:47 PM PDT 24 3165061217 ps
T454 /workspace/coverage/default/460.prim_prince_test.1969141701 Jun 29 06:21:01 PM PDT 24 Jun 29 06:21:33 PM PDT 24 1462494897 ps
T455 /workspace/coverage/default/88.prim_prince_test.625368085 Jun 29 06:18:14 PM PDT 24 Jun 29 06:18:35 PM PDT 24 971717650 ps
T456 /workspace/coverage/default/66.prim_prince_test.181035217 Jun 29 06:18:06 PM PDT 24 Jun 29 06:19:05 PM PDT 24 2805989121 ps
T457 /workspace/coverage/default/282.prim_prince_test.413984582 Jun 29 06:19:45 PM PDT 24 Jun 29 06:21:04 PM PDT 24 3554089724 ps
T458 /workspace/coverage/default/413.prim_prince_test.1064981440 Jun 29 06:20:47 PM PDT 24 Jun 29 06:21:14 PM PDT 24 1272870869 ps
T459 /workspace/coverage/default/419.prim_prince_test.2090660050 Jun 29 06:20:46 PM PDT 24 Jun 29 06:21:33 PM PDT 24 2133009706 ps
T460 /workspace/coverage/default/255.prim_prince_test.3749533628 Jun 29 06:19:45 PM PDT 24 Jun 29 06:20:49 PM PDT 24 2902542531 ps
T461 /workspace/coverage/default/261.prim_prince_test.1287969175 Jun 29 06:19:44 PM PDT 24 Jun 29 06:20:54 PM PDT 24 3221356390 ps
T462 /workspace/coverage/default/285.prim_prince_test.3914358436 Jun 29 06:19:45 PM PDT 24 Jun 29 06:20:50 PM PDT 24 3312753531 ps
T463 /workspace/coverage/default/438.prim_prince_test.3986738441 Jun 29 06:20:55 PM PDT 24 Jun 29 06:22:08 PM PDT 24 3327812811 ps
T464 /workspace/coverage/default/222.prim_prince_test.3167978958 Jun 29 06:19:28 PM PDT 24 Jun 29 06:20:12 PM PDT 24 2288543302 ps
T465 /workspace/coverage/default/366.prim_prince_test.3447990615 Jun 29 06:20:29 PM PDT 24 Jun 29 06:21:38 PM PDT 24 3345240183 ps
T466 /workspace/coverage/default/311.prim_prince_test.2015224609 Jun 29 06:20:02 PM PDT 24 Jun 29 06:21:04 PM PDT 24 2965160264 ps
T467 /workspace/coverage/default/428.prim_prince_test.355893401 Jun 29 06:20:55 PM PDT 24 Jun 29 06:22:01 PM PDT 24 3055260157 ps
T468 /workspace/coverage/default/141.prim_prince_test.1725699064 Jun 29 06:19:02 PM PDT 24 Jun 29 06:19:39 PM PDT 24 1710696613 ps
T469 /workspace/coverage/default/67.prim_prince_test.171678382 Jun 29 06:18:05 PM PDT 24 Jun 29 06:18:46 PM PDT 24 1914264882 ps
T470 /workspace/coverage/default/174.prim_prince_test.3807864798 Jun 29 06:19:14 PM PDT 24 Jun 29 06:20:03 PM PDT 24 2223175843 ps
T471 /workspace/coverage/default/499.prim_prince_test.751212102 Jun 29 06:21:20 PM PDT 24 Jun 29 06:22:25 PM PDT 24 2996158328 ps
T472 /workspace/coverage/default/234.prim_prince_test.3683812544 Jun 29 06:19:28 PM PDT 24 Jun 29 06:20:06 PM PDT 24 1833466008 ps
T473 /workspace/coverage/default/358.prim_prince_test.2887829009 Jun 29 06:20:22 PM PDT 24 Jun 29 06:21:17 PM PDT 24 2637772267 ps
T474 /workspace/coverage/default/475.prim_prince_test.2473882465 Jun 29 06:21:10 PM PDT 24 Jun 29 06:22:07 PM PDT 24 2547789672 ps
T475 /workspace/coverage/default/433.prim_prince_test.2598837157 Jun 29 06:20:56 PM PDT 24 Jun 29 06:21:46 PM PDT 24 2444014070 ps
T476 /workspace/coverage/default/233.prim_prince_test.3446559373 Jun 29 06:19:28 PM PDT 24 Jun 29 06:19:52 PM PDT 24 1165239366 ps
T477 /workspace/coverage/default/296.prim_prince_test.3915879204 Jun 29 06:19:55 PM PDT 24 Jun 29 06:20:43 PM PDT 24 2216404277 ps
T478 /workspace/coverage/default/109.prim_prince_test.4055087576 Jun 29 06:18:38 PM PDT 24 Jun 29 06:19:47 PM PDT 24 3292980137 ps
T479 /workspace/coverage/default/310.prim_prince_test.4060490998 Jun 29 06:20:01 PM PDT 24 Jun 29 06:20:53 PM PDT 24 2357765562 ps
T480 /workspace/coverage/default/140.prim_prince_test.1490774544 Jun 29 06:18:57 PM PDT 24 Jun 29 06:19:42 PM PDT 24 2105864457 ps
T481 /workspace/coverage/default/268.prim_prince_test.4033407098 Jun 29 06:19:47 PM PDT 24 Jun 29 06:20:24 PM PDT 24 1799865621 ps
T482 /workspace/coverage/default/356.prim_prince_test.1954032231 Jun 29 06:20:20 PM PDT 24 Jun 29 06:21:05 PM PDT 24 2198962116 ps
T483 /workspace/coverage/default/260.prim_prince_test.1595503438 Jun 29 06:19:46 PM PDT 24 Jun 29 06:20:32 PM PDT 24 2082539248 ps
T484 /workspace/coverage/default/34.prim_prince_test.3797454427 Jun 29 06:17:58 PM PDT 24 Jun 29 06:18:34 PM PDT 24 1608361160 ps
T485 /workspace/coverage/default/491.prim_prince_test.1026208817 Jun 29 06:21:14 PM PDT 24 Jun 29 06:21:58 PM PDT 24 1970158463 ps
T486 /workspace/coverage/default/197.prim_prince_test.1332150823 Jun 29 06:19:20 PM PDT 24 Jun 29 06:20:22 PM PDT 24 2964379018 ps
T487 /workspace/coverage/default/376.prim_prince_test.321110878 Jun 29 06:20:32 PM PDT 24 Jun 29 06:21:03 PM PDT 24 1474539279 ps
T488 /workspace/coverage/default/329.prim_prince_test.2890739940 Jun 29 06:20:08 PM PDT 24 Jun 29 06:20:40 PM PDT 24 1523998002 ps
T489 /workspace/coverage/default/76.prim_prince_test.2925133009 Jun 29 06:18:05 PM PDT 24 Jun 29 06:19:17 PM PDT 24 3280871437 ps
T490 /workspace/coverage/default/324.prim_prince_test.2894758952 Jun 29 06:20:08 PM PDT 24 Jun 29 06:20:56 PM PDT 24 2341851695 ps
T491 /workspace/coverage/default/298.prim_prince_test.1437480963 Jun 29 06:19:53 PM PDT 24 Jun 29 06:20:10 PM PDT 24 815946213 ps
T492 /workspace/coverage/default/288.prim_prince_test.3774627512 Jun 29 06:19:44 PM PDT 24 Jun 29 06:20:12 PM PDT 24 1207216356 ps
T493 /workspace/coverage/default/153.prim_prince_test.3596270907 Jun 29 06:19:03 PM PDT 24 Jun 29 06:20:11 PM PDT 24 3024785250 ps
T494 /workspace/coverage/default/338.prim_prince_test.1947602612 Jun 29 06:20:21 PM PDT 24 Jun 29 06:20:56 PM PDT 24 1648310126 ps
T495 /workspace/coverage/default/440.prim_prince_test.2966128613 Jun 29 06:20:54 PM PDT 24 Jun 29 06:21:25 PM PDT 24 1425966304 ps
T496 /workspace/coverage/default/451.prim_prince_test.3317263043 Jun 29 06:21:04 PM PDT 24 Jun 29 06:22:26 PM PDT 24 3723657824 ps
T497 /workspace/coverage/default/284.prim_prince_test.3893379634 Jun 29 06:19:49 PM PDT 24 Jun 29 06:21:05 PM PDT 24 3543433783 ps
T498 /workspace/coverage/default/83.prim_prince_test.3431321622 Jun 29 06:18:16 PM PDT 24 Jun 29 06:18:45 PM PDT 24 1465593622 ps
T499 /workspace/coverage/default/214.prim_prince_test.3448635730 Jun 29 06:19:29 PM PDT 24 Jun 29 06:20:42 PM PDT 24 3442367721 ps
T500 /workspace/coverage/default/146.prim_prince_test.2650963715 Jun 29 06:19:01 PM PDT 24 Jun 29 06:19:22 PM PDT 24 940768319 ps

Test location /workspace/coverage/default/120.prim_prince_test.2198660915
Short name T4
Test name
Test status
Simulation time 812886890 ps
CPU time 13.93 seconds
Started Jun 29 06:18:46 PM PDT 24
Finished Jun 29 06:19:04 PM PDT 24
Peak memory 146720 kb
Host smart-39ed563f-3bf1-477f-896a-90b65caa7955
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2198660915 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 120.prim_prince_test.2198660915
Directory /workspace/120.prim_prince_test/latest

Test location /workspace/coverage/default/0.prim_prince_test.1692696021
Short name T68
Test name
Test status
Simulation time 857276062 ps
CPU time 14.75 seconds
Started Jun 29 06:17:41 PM PDT 24
Finished Jun 29 06:17:59 PM PDT 24
Peak memory 146756 kb
Host smart-fe21a793-bf9a-4a8f-808e-49d5e153c1ea
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1692696021 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 0.prim_prince_test.1692696021
Directory /workspace/0.prim_prince_test/latest

Test location /workspace/coverage/default/1.prim_prince_test.1442804568
Short name T339
Test name
Test status
Simulation time 3476877628 ps
CPU time 57.11 seconds
Started Jun 29 06:17:40 PM PDT 24
Finished Jun 29 06:18:52 PM PDT 24
Peak memory 146748 kb
Host smart-88f7b7b8-0a2d-40b2-92b5-5666d45fc329
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1442804568 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 1.prim_prince_test.1442804568
Directory /workspace/1.prim_prince_test/latest

Test location /workspace/coverage/default/10.prim_prince_test.1239676935
Short name T91
Test name
Test status
Simulation time 1177147118 ps
CPU time 20.51 seconds
Started Jun 29 06:17:41 PM PDT 24
Finished Jun 29 06:18:08 PM PDT 24
Peak memory 146720 kb
Host smart-ff2879af-1e58-4e55-9444-6f731da1cbd3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1239676935 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 10.prim_prince_test.1239676935
Directory /workspace/10.prim_prince_test/latest

Test location /workspace/coverage/default/100.prim_prince_test.1717852438
Short name T419
Test name
Test status
Simulation time 1674122997 ps
CPU time 28.49 seconds
Started Jun 29 06:18:23 PM PDT 24
Finished Jun 29 06:18:59 PM PDT 24
Peak memory 146740 kb
Host smart-5f77a49b-2492-4df2-972a-646b39ad9feb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1717852438 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 100.prim_prince_test.1717852438
Directory /workspace/100.prim_prince_test/latest

Test location /workspace/coverage/default/101.prim_prince_test.1308266941
Short name T187
Test name
Test status
Simulation time 822583448 ps
CPU time 14.48 seconds
Started Jun 29 06:18:25 PM PDT 24
Finished Jun 29 06:18:44 PM PDT 24
Peak memory 146732 kb
Host smart-702b21de-c56d-484d-b8ee-6ab84e7ae758
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1308266941 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 101.prim_prince_test.1308266941
Directory /workspace/101.prim_prince_test/latest

Test location /workspace/coverage/default/102.prim_prince_test.425410148
Short name T328
Test name
Test status
Simulation time 948552401 ps
CPU time 16.36 seconds
Started Jun 29 06:18:25 PM PDT 24
Finished Jun 29 06:18:45 PM PDT 24
Peak memory 146732 kb
Host smart-aa4007d1-cf24-439e-96db-3a03438f63cf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=425410148 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 102.prim_prince_test.425410148
Directory /workspace/102.prim_prince_test/latest

Test location /workspace/coverage/default/103.prim_prince_test.1482341010
Short name T323
Test name
Test status
Simulation time 1287595488 ps
CPU time 22.08 seconds
Started Jun 29 06:18:30 PM PDT 24
Finished Jun 29 06:18:58 PM PDT 24
Peak memory 146736 kb
Host smart-aee105c0-5d0d-417e-bb71-eb5c36e46488
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1482341010 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 103.prim_prince_test.1482341010
Directory /workspace/103.prim_prince_test/latest

Test location /workspace/coverage/default/104.prim_prince_test.3759730213
Short name T427
Test name
Test status
Simulation time 1260233501 ps
CPU time 20.94 seconds
Started Jun 29 06:18:29 PM PDT 24
Finished Jun 29 06:18:55 PM PDT 24
Peak memory 146756 kb
Host smart-3b457295-1a60-4a6b-90d7-9e2fc9401b5f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3759730213 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 104.prim_prince_test.3759730213
Directory /workspace/104.prim_prince_test/latest

Test location /workspace/coverage/default/105.prim_prince_test.3891279652
Short name T334
Test name
Test status
Simulation time 3240665899 ps
CPU time 56.19 seconds
Started Jun 29 06:18:31 PM PDT 24
Finished Jun 29 06:19:41 PM PDT 24
Peak memory 146800 kb
Host smart-6bdc615d-dbb3-4707-b068-3ae555b22f18
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3891279652 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 105.prim_prince_test.3891279652
Directory /workspace/105.prim_prince_test/latest

Test location /workspace/coverage/default/106.prim_prince_test.242018029
Short name T110
Test name
Test status
Simulation time 1578760069 ps
CPU time 27.07 seconds
Started Jun 29 06:18:30 PM PDT 24
Finished Jun 29 06:19:03 PM PDT 24
Peak memory 146752 kb
Host smart-fca066d0-723f-4882-b20c-1c480400a819
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=242018029 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 106.prim_prince_test.242018029
Directory /workspace/106.prim_prince_test/latest

Test location /workspace/coverage/default/107.prim_prince_test.4168852550
Short name T118
Test name
Test status
Simulation time 3077034202 ps
CPU time 51.54 seconds
Started Jun 29 06:18:30 PM PDT 24
Finished Jun 29 06:19:34 PM PDT 24
Peak memory 146752 kb
Host smart-e8efaba1-1bbe-4ffa-a4d4-f6b8963872c7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4168852550 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 107.prim_prince_test.4168852550
Directory /workspace/107.prim_prince_test/latest

Test location /workspace/coverage/default/108.prim_prince_test.1413515272
Short name T60
Test name
Test status
Simulation time 1520219206 ps
CPU time 24.99 seconds
Started Jun 29 06:18:38 PM PDT 24
Finished Jun 29 06:19:09 PM PDT 24
Peak memory 146736 kb
Host smart-c6a92da6-fbd9-44ca-af45-dd4d2b8ab093
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1413515272 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 108.prim_prince_test.1413515272
Directory /workspace/108.prim_prince_test/latest

Test location /workspace/coverage/default/109.prim_prince_test.4055087576
Short name T478
Test name
Test status
Simulation time 3292980137 ps
CPU time 56.01 seconds
Started Jun 29 06:18:38 PM PDT 24
Finished Jun 29 06:19:47 PM PDT 24
Peak memory 146764 kb
Host smart-d4d56ca5-861d-47e0-a9eb-4e0ffc06aefa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4055087576 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 109.prim_prince_test.4055087576
Directory /workspace/109.prim_prince_test/latest

Test location /workspace/coverage/default/11.prim_prince_test.1672689586
Short name T32
Test name
Test status
Simulation time 2676403069 ps
CPU time 46.16 seconds
Started Jun 29 06:17:40 PM PDT 24
Finished Jun 29 06:18:39 PM PDT 24
Peak memory 146820 kb
Host smart-4b582f27-5ca2-4cc4-985a-b8a8070a2cfe
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1672689586 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 11.prim_prince_test.1672689586
Directory /workspace/11.prim_prince_test/latest

Test location /workspace/coverage/default/110.prim_prince_test.4207454856
Short name T50
Test name
Test status
Simulation time 2828520632 ps
CPU time 45.71 seconds
Started Jun 29 06:18:38 PM PDT 24
Finished Jun 29 06:19:35 PM PDT 24
Peak memory 146800 kb
Host smart-b76dcb71-f553-4799-a51d-bbca4fb2f956
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4207454856 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 110.prim_prince_test.4207454856
Directory /workspace/110.prim_prince_test/latest

Test location /workspace/coverage/default/111.prim_prince_test.2678427777
Short name T97
Test name
Test status
Simulation time 1270920942 ps
CPU time 22.03 seconds
Started Jun 29 06:18:38 PM PDT 24
Finished Jun 29 06:19:06 PM PDT 24
Peak memory 146736 kb
Host smart-4b2b1b9c-7861-45f6-8af0-78c2485d57bd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2678427777 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 111.prim_prince_test.2678427777
Directory /workspace/111.prim_prince_test/latest

Test location /workspace/coverage/default/112.prim_prince_test.291717364
Short name T45
Test name
Test status
Simulation time 1754265281 ps
CPU time 28.9 seconds
Started Jun 29 06:18:38 PM PDT 24
Finished Jun 29 06:19:14 PM PDT 24
Peak memory 146752 kb
Host smart-cda7f708-791e-4df8-8722-a76af4b19028
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=291717364 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 112.prim_prince_test.291717364
Directory /workspace/112.prim_prince_test/latest

Test location /workspace/coverage/default/113.prim_prince_test.3490528488
Short name T134
Test name
Test status
Simulation time 2856228011 ps
CPU time 47.66 seconds
Started Jun 29 06:18:37 PM PDT 24
Finished Jun 29 06:19:36 PM PDT 24
Peak memory 146800 kb
Host smart-ab5ed32d-9c87-4fe0-9cd9-f4785c5be01e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3490528488 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 113.prim_prince_test.3490528488
Directory /workspace/113.prim_prince_test/latest

Test location /workspace/coverage/default/114.prim_prince_test.3621559615
Short name T436
Test name
Test status
Simulation time 3562634730 ps
CPU time 60.3 seconds
Started Jun 29 06:18:37 PM PDT 24
Finished Jun 29 06:19:53 PM PDT 24
Peak memory 146800 kb
Host smart-6e4eb262-894c-40b4-b52c-1a5313075041
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3621559615 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 114.prim_prince_test.3621559615
Directory /workspace/114.prim_prince_test/latest

Test location /workspace/coverage/default/115.prim_prince_test.2288002242
Short name T23
Test name
Test status
Simulation time 1593694439 ps
CPU time 26.61 seconds
Started Jun 29 06:18:46 PM PDT 24
Finished Jun 29 06:19:19 PM PDT 24
Peak memory 146736 kb
Host smart-534cce93-574d-4f58-bf73-dd7de7f0214f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2288002242 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 115.prim_prince_test.2288002242
Directory /workspace/115.prim_prince_test/latest

Test location /workspace/coverage/default/116.prim_prince_test.4025735471
Short name T379
Test name
Test status
Simulation time 1917456294 ps
CPU time 33.5 seconds
Started Jun 29 06:18:46 PM PDT 24
Finished Jun 29 06:19:29 PM PDT 24
Peak memory 146736 kb
Host smart-4522c417-20da-43d6-8abc-8f1fb24dfdf7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4025735471 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 116.prim_prince_test.4025735471
Directory /workspace/116.prim_prince_test/latest

Test location /workspace/coverage/default/117.prim_prince_test.673060192
Short name T53
Test name
Test status
Simulation time 1086079776 ps
CPU time 18.87 seconds
Started Jun 29 06:18:51 PM PDT 24
Finished Jun 29 06:19:15 PM PDT 24
Peak memory 146752 kb
Host smart-95e5223c-d63d-4c41-aab0-1a9988f686b7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=673060192 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 117.prim_prince_test.673060192
Directory /workspace/117.prim_prince_test/latest

Test location /workspace/coverage/default/118.prim_prince_test.516256142
Short name T362
Test name
Test status
Simulation time 1021621157 ps
CPU time 17.81 seconds
Started Jun 29 06:18:46 PM PDT 24
Finished Jun 29 06:19:08 PM PDT 24
Peak memory 146720 kb
Host smart-715506e5-919c-4c1d-88ff-4e0019017ff1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=516256142 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 118.prim_prince_test.516256142
Directory /workspace/118.prim_prince_test/latest

Test location /workspace/coverage/default/119.prim_prince_test.2071696830
Short name T81
Test name
Test status
Simulation time 1012138320 ps
CPU time 17.47 seconds
Started Jun 29 06:18:48 PM PDT 24
Finished Jun 29 06:19:10 PM PDT 24
Peak memory 146700 kb
Host smart-0da55d5d-12bf-4b3c-8fdc-90ee06bc5240
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2071696830 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 119.prim_prince_test.2071696830
Directory /workspace/119.prim_prince_test/latest

Test location /workspace/coverage/default/12.prim_prince_test.4002155864
Short name T279
Test name
Test status
Simulation time 3705352786 ps
CPU time 62.87 seconds
Started Jun 29 06:17:48 PM PDT 24
Finished Jun 29 06:19:07 PM PDT 24
Peak memory 146816 kb
Host smart-473de91f-c6e3-46cf-b54d-085df4805bc4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4002155864 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 12.prim_prince_test.4002155864
Directory /workspace/12.prim_prince_test/latest

Test location /workspace/coverage/default/121.prim_prince_test.3045015222
Short name T55
Test name
Test status
Simulation time 2744749604 ps
CPU time 45.6 seconds
Started Jun 29 06:18:46 PM PDT 24
Finished Jun 29 06:19:41 PM PDT 24
Peak memory 146784 kb
Host smart-bbd8ac41-af48-4bf1-b836-b5abb5e75296
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3045015222 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 121.prim_prince_test.3045015222
Directory /workspace/121.prim_prince_test/latest

Test location /workspace/coverage/default/122.prim_prince_test.1797197118
Short name T38
Test name
Test status
Simulation time 835045544 ps
CPU time 14.17 seconds
Started Jun 29 06:18:47 PM PDT 24
Finished Jun 29 06:19:04 PM PDT 24
Peak memory 146736 kb
Host smart-c9046c05-8c39-4482-9e86-2292b5dbe788
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1797197118 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 122.prim_prince_test.1797197118
Directory /workspace/122.prim_prince_test/latest

Test location /workspace/coverage/default/123.prim_prince_test.3353376818
Short name T104
Test name
Test status
Simulation time 1140004592 ps
CPU time 18.88 seconds
Started Jun 29 06:18:46 PM PDT 24
Finished Jun 29 06:19:09 PM PDT 24
Peak memory 146756 kb
Host smart-af79e136-cab8-4311-b03d-0aa91cc9fe8b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3353376818 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 123.prim_prince_test.3353376818
Directory /workspace/123.prim_prince_test/latest

Test location /workspace/coverage/default/124.prim_prince_test.434044947
Short name T213
Test name
Test status
Simulation time 1258544922 ps
CPU time 21.91 seconds
Started Jun 29 06:18:47 PM PDT 24
Finished Jun 29 06:19:15 PM PDT 24
Peak memory 146752 kb
Host smart-138f3018-dbfb-46be-96d1-764c4718ba8a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=434044947 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 124.prim_prince_test.434044947
Directory /workspace/124.prim_prince_test/latest

Test location /workspace/coverage/default/125.prim_prince_test.1525414182
Short name T127
Test name
Test status
Simulation time 3256992191 ps
CPU time 54.19 seconds
Started Jun 29 06:18:48 PM PDT 24
Finished Jun 29 06:19:55 PM PDT 24
Peak memory 146800 kb
Host smart-9cdd3169-9d79-4b83-9c73-69c719de3d03
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1525414182 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 125.prim_prince_test.1525414182
Directory /workspace/125.prim_prince_test/latest

Test location /workspace/coverage/default/126.prim_prince_test.680525941
Short name T269
Test name
Test status
Simulation time 1253687405 ps
CPU time 21.73 seconds
Started Jun 29 06:18:47 PM PDT 24
Finished Jun 29 06:19:15 PM PDT 24
Peak memory 146692 kb
Host smart-4c01b50d-388b-4dd2-8fbd-b1d4709540f1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=680525941 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 126.prim_prince_test.680525941
Directory /workspace/126.prim_prince_test/latest

Test location /workspace/coverage/default/127.prim_prince_test.1703743294
Short name T295
Test name
Test status
Simulation time 2608288079 ps
CPU time 44.78 seconds
Started Jun 29 06:18:46 PM PDT 24
Finished Jun 29 06:19:42 PM PDT 24
Peak memory 146800 kb
Host smart-5e4474fd-ac72-49a9-9c29-ff96f8d8ae31
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1703743294 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 127.prim_prince_test.1703743294
Directory /workspace/127.prim_prince_test/latest

Test location /workspace/coverage/default/128.prim_prince_test.3768578807
Short name T318
Test name
Test status
Simulation time 1616986832 ps
CPU time 28.17 seconds
Started Jun 29 06:18:45 PM PDT 24
Finished Jun 29 06:19:21 PM PDT 24
Peak memory 146736 kb
Host smart-d80ab702-f13e-43e6-ab0c-5cb8ce517dfe
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3768578807 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 128.prim_prince_test.3768578807
Directory /workspace/128.prim_prince_test/latest

Test location /workspace/coverage/default/129.prim_prince_test.2367205518
Short name T184
Test name
Test status
Simulation time 1648925756 ps
CPU time 27.88 seconds
Started Jun 29 06:18:58 PM PDT 24
Finished Jun 29 06:19:32 PM PDT 24
Peak memory 146688 kb
Host smart-458b4b39-5949-4f7d-ab2b-4f68a286f526
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2367205518 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 129.prim_prince_test.2367205518
Directory /workspace/129.prim_prince_test/latest

Test location /workspace/coverage/default/13.prim_prince_test.3193218580
Short name T418
Test name
Test status
Simulation time 2856246866 ps
CPU time 49.23 seconds
Started Jun 29 06:17:50 PM PDT 24
Finished Jun 29 06:18:53 PM PDT 24
Peak memory 146820 kb
Host smart-af74a07e-cc0b-47a3-a9d9-2c15a2c22c67
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3193218580 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 13.prim_prince_test.3193218580
Directory /workspace/13.prim_prince_test/latest

Test location /workspace/coverage/default/130.prim_prince_test.2666969558
Short name T360
Test name
Test status
Simulation time 3568078544 ps
CPU time 58.62 seconds
Started Jun 29 06:18:56 PM PDT 24
Finished Jun 29 06:20:09 PM PDT 24
Peak memory 146800 kb
Host smart-f3a0159d-2f90-42ba-8634-8fc9180802ab
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2666969558 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 130.prim_prince_test.2666969558
Directory /workspace/130.prim_prince_test/latest

Test location /workspace/coverage/default/131.prim_prince_test.224953882
Short name T260
Test name
Test status
Simulation time 3651666879 ps
CPU time 59.71 seconds
Started Jun 29 06:18:54 PM PDT 24
Finished Jun 29 06:20:08 PM PDT 24
Peak memory 146812 kb
Host smart-96f315af-0b40-4f11-9e6a-e550d2516ea7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=224953882 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 131.prim_prince_test.224953882
Directory /workspace/131.prim_prince_test/latest

Test location /workspace/coverage/default/132.prim_prince_test.481195695
Short name T243
Test name
Test status
Simulation time 1519534509 ps
CPU time 26.26 seconds
Started Jun 29 06:18:55 PM PDT 24
Finished Jun 29 06:19:29 PM PDT 24
Peak memory 146756 kb
Host smart-110620af-c0f8-4833-bf2e-cd8932c6ed9a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=481195695 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 132.prim_prince_test.481195695
Directory /workspace/132.prim_prince_test/latest

Test location /workspace/coverage/default/133.prim_prince_test.1294381545
Short name T186
Test name
Test status
Simulation time 3049211244 ps
CPU time 52.26 seconds
Started Jun 29 06:18:55 PM PDT 24
Finished Jun 29 06:20:01 PM PDT 24
Peak memory 146800 kb
Host smart-ac95b13c-ab6b-421c-9850-57ac18975ea0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1294381545 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 133.prim_prince_test.1294381545
Directory /workspace/133.prim_prince_test/latest

Test location /workspace/coverage/default/134.prim_prince_test.2272025643
Short name T99
Test name
Test status
Simulation time 2530551931 ps
CPU time 42.15 seconds
Started Jun 29 06:18:55 PM PDT 24
Finished Jun 29 06:19:47 PM PDT 24
Peak memory 146800 kb
Host smart-71a937ac-ce81-46fc-95d6-beb6ebfc7858
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2272025643 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 134.prim_prince_test.2272025643
Directory /workspace/134.prim_prince_test/latest

Test location /workspace/coverage/default/135.prim_prince_test.1865649601
Short name T376
Test name
Test status
Simulation time 847683325 ps
CPU time 14.51 seconds
Started Jun 29 06:18:55 PM PDT 24
Finished Jun 29 06:19:12 PM PDT 24
Peak memory 146716 kb
Host smart-a431196b-0fff-48f6-896c-850452df567c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1865649601 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 135.prim_prince_test.1865649601
Directory /workspace/135.prim_prince_test/latest

Test location /workspace/coverage/default/136.prim_prince_test.3674769626
Short name T14
Test name
Test status
Simulation time 2136462874 ps
CPU time 36.22 seconds
Started Jun 29 06:18:53 PM PDT 24
Finished Jun 29 06:19:39 PM PDT 24
Peak memory 146680 kb
Host smart-bbd6b416-cc40-4215-8b97-fe62a33925d2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3674769626 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 136.prim_prince_test.3674769626
Directory /workspace/136.prim_prince_test/latest

Test location /workspace/coverage/default/137.prim_prince_test.146730531
Short name T406
Test name
Test status
Simulation time 2851978526 ps
CPU time 49.18 seconds
Started Jun 29 06:18:58 PM PDT 24
Finished Jun 29 06:20:00 PM PDT 24
Peak memory 146816 kb
Host smart-23f90897-c540-4bcc-9271-fdc2ee50a355
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=146730531 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 137.prim_prince_test.146730531
Directory /workspace/137.prim_prince_test/latest

Test location /workspace/coverage/default/138.prim_prince_test.3344856542
Short name T46
Test name
Test status
Simulation time 3178493325 ps
CPU time 55.2 seconds
Started Jun 29 06:18:54 PM PDT 24
Finished Jun 29 06:20:03 PM PDT 24
Peak memory 146804 kb
Host smart-76231656-e78f-4a57-9fa1-08891b88ba75
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3344856542 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 138.prim_prince_test.3344856542
Directory /workspace/138.prim_prince_test/latest

Test location /workspace/coverage/default/139.prim_prince_test.3322904615
Short name T331
Test name
Test status
Simulation time 2377807936 ps
CPU time 40.29 seconds
Started Jun 29 06:18:56 PM PDT 24
Finished Jun 29 06:19:45 PM PDT 24
Peak memory 146800 kb
Host smart-eb96fdb3-ecb8-4212-9f3f-b25200f98c6a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3322904615 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 139.prim_prince_test.3322904615
Directory /workspace/139.prim_prince_test/latest

Test location /workspace/coverage/default/14.prim_prince_test.3257943818
Short name T19
Test name
Test status
Simulation time 2310675685 ps
CPU time 40.35 seconds
Started Jun 29 06:17:46 PM PDT 24
Finished Jun 29 06:18:38 PM PDT 24
Peak memory 146820 kb
Host smart-a36c5f5b-c7a4-4bc7-b0f6-84860cd059e2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3257943818 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 14.prim_prince_test.3257943818
Directory /workspace/14.prim_prince_test/latest

Test location /workspace/coverage/default/140.prim_prince_test.1490774544
Short name T480
Test name
Test status
Simulation time 2105864457 ps
CPU time 35.7 seconds
Started Jun 29 06:18:57 PM PDT 24
Finished Jun 29 06:19:42 PM PDT 24
Peak memory 146688 kb
Host smart-b28e0413-7c7c-419a-b581-012437fa1055
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1490774544 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 140.prim_prince_test.1490774544
Directory /workspace/140.prim_prince_test/latest

Test location /workspace/coverage/default/141.prim_prince_test.1725699064
Short name T468
Test name
Test status
Simulation time 1710696613 ps
CPU time 29.18 seconds
Started Jun 29 06:19:02 PM PDT 24
Finished Jun 29 06:19:39 PM PDT 24
Peak memory 146736 kb
Host smart-f67a9a26-4b1d-4812-b56a-a07583f17fe0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1725699064 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 141.prim_prince_test.1725699064
Directory /workspace/141.prim_prince_test/latest

Test location /workspace/coverage/default/142.prim_prince_test.3095673533
Short name T65
Test name
Test status
Simulation time 3542936238 ps
CPU time 60.98 seconds
Started Jun 29 06:19:04 PM PDT 24
Finished Jun 29 06:20:21 PM PDT 24
Peak memory 146768 kb
Host smart-299ba00d-2ddc-4cd1-b6cc-e4da42bdbaa1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3095673533 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 142.prim_prince_test.3095673533
Directory /workspace/142.prim_prince_test/latest

Test location /workspace/coverage/default/143.prim_prince_test.698878498
Short name T66
Test name
Test status
Simulation time 3612898384 ps
CPU time 61.6 seconds
Started Jun 29 06:19:04 PM PDT 24
Finished Jun 29 06:20:21 PM PDT 24
Peak memory 146816 kb
Host smart-00e2734a-d42b-49dc-9851-85bd442d7465
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=698878498 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 143.prim_prince_test.698878498
Directory /workspace/143.prim_prince_test/latest

Test location /workspace/coverage/default/144.prim_prince_test.2332352706
Short name T232
Test name
Test status
Simulation time 1591397479 ps
CPU time 27.82 seconds
Started Jun 29 06:19:06 PM PDT 24
Finished Jun 29 06:19:41 PM PDT 24
Peak memory 146736 kb
Host smart-e3001834-49ac-4177-ab15-48b6103bed87
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2332352706 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 144.prim_prince_test.2332352706
Directory /workspace/144.prim_prince_test/latest

Test location /workspace/coverage/default/145.prim_prince_test.2441681593
Short name T408
Test name
Test status
Simulation time 2012707304 ps
CPU time 34.2 seconds
Started Jun 29 06:19:01 PM PDT 24
Finished Jun 29 06:19:44 PM PDT 24
Peak memory 146724 kb
Host smart-9b107f82-ed1d-4707-9320-751b8f9cf1e9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2441681593 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 145.prim_prince_test.2441681593
Directory /workspace/145.prim_prince_test/latest

Test location /workspace/coverage/default/146.prim_prince_test.2650963715
Short name T500
Test name
Test status
Simulation time 940768319 ps
CPU time 16.28 seconds
Started Jun 29 06:19:01 PM PDT 24
Finished Jun 29 06:19:22 PM PDT 24
Peak memory 146720 kb
Host smart-0dc211c1-d811-4b51-87e5-a998b3c210ea
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2650963715 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 146.prim_prince_test.2650963715
Directory /workspace/146.prim_prince_test/latest

Test location /workspace/coverage/default/147.prim_prince_test.3644662730
Short name T430
Test name
Test status
Simulation time 2736741836 ps
CPU time 47.24 seconds
Started Jun 29 06:19:03 PM PDT 24
Finished Jun 29 06:20:02 PM PDT 24
Peak memory 146800 kb
Host smart-67b1e96d-d1cd-4451-a3cc-746d547c749e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3644662730 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 147.prim_prince_test.3644662730
Directory /workspace/147.prim_prince_test/latest

Test location /workspace/coverage/default/148.prim_prince_test.4257536929
Short name T252
Test name
Test status
Simulation time 2007220683 ps
CPU time 33.62 seconds
Started Jun 29 06:19:03 PM PDT 24
Finished Jun 29 06:19:45 PM PDT 24
Peak memory 146700 kb
Host smart-703a3354-8222-4d2e-8ee1-4798f84ee92e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4257536929 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 148.prim_prince_test.4257536929
Directory /workspace/148.prim_prince_test/latest

Test location /workspace/coverage/default/149.prim_prince_test.2288512926
Short name T443
Test name
Test status
Simulation time 1899239307 ps
CPU time 33.03 seconds
Started Jun 29 06:19:04 PM PDT 24
Finished Jun 29 06:19:46 PM PDT 24
Peak memory 146688 kb
Host smart-0aca139c-da3f-418e-910a-ef85eba389fc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2288512926 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 149.prim_prince_test.2288512926
Directory /workspace/149.prim_prince_test/latest

Test location /workspace/coverage/default/15.prim_prince_test.2116840062
Short name T415
Test name
Test status
Simulation time 3173426649 ps
CPU time 54.1 seconds
Started Jun 29 06:17:46 PM PDT 24
Finished Jun 29 06:18:54 PM PDT 24
Peak memory 146800 kb
Host smart-5a5d6c66-ec17-4d2d-9d32-c390448771c2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2116840062 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 15.prim_prince_test.2116840062
Directory /workspace/15.prim_prince_test/latest

Test location /workspace/coverage/default/150.prim_prince_test.3881641478
Short name T153
Test name
Test status
Simulation time 1090333056 ps
CPU time 18.88 seconds
Started Jun 29 06:19:03 PM PDT 24
Finished Jun 29 06:19:27 PM PDT 24
Peak memory 146736 kb
Host smart-b998715a-b7a5-4edd-88f1-0781ab3adb4e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3881641478 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 150.prim_prince_test.3881641478
Directory /workspace/150.prim_prince_test/latest

Test location /workspace/coverage/default/151.prim_prince_test.1168329495
Short name T225
Test name
Test status
Simulation time 1340625430 ps
CPU time 22.93 seconds
Started Jun 29 06:19:05 PM PDT 24
Finished Jun 29 06:19:34 PM PDT 24
Peak memory 146736 kb
Host smart-cd7d482b-8416-436c-81ed-cb145d7fefd5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1168329495 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 151.prim_prince_test.1168329495
Directory /workspace/151.prim_prince_test/latest

Test location /workspace/coverage/default/152.prim_prince_test.559755642
Short name T356
Test name
Test status
Simulation time 1885178098 ps
CPU time 32.36 seconds
Started Jun 29 06:19:03 PM PDT 24
Finished Jun 29 06:19:44 PM PDT 24
Peak memory 146716 kb
Host smart-c6d1cc9d-3dae-4a70-a7ee-3596ff697516
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=559755642 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 152.prim_prince_test.559755642
Directory /workspace/152.prim_prince_test/latest

Test location /workspace/coverage/default/153.prim_prince_test.3596270907
Short name T493
Test name
Test status
Simulation time 3024785250 ps
CPU time 53.09 seconds
Started Jun 29 06:19:03 PM PDT 24
Finished Jun 29 06:20:11 PM PDT 24
Peak memory 146800 kb
Host smart-b35d65c8-1193-43e0-a617-e2cb3af491df
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3596270907 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 153.prim_prince_test.3596270907
Directory /workspace/153.prim_prince_test/latest

Test location /workspace/coverage/default/154.prim_prince_test.2494445084
Short name T375
Test name
Test status
Simulation time 3398783528 ps
CPU time 57.75 seconds
Started Jun 29 06:19:02 PM PDT 24
Finished Jun 29 06:20:14 PM PDT 24
Peak memory 146800 kb
Host smart-3077f385-8368-4187-9389-807ff9420441
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2494445084 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 154.prim_prince_test.2494445084
Directory /workspace/154.prim_prince_test/latest

Test location /workspace/coverage/default/155.prim_prince_test.229190981
Short name T452
Test name
Test status
Simulation time 3703933817 ps
CPU time 61.18 seconds
Started Jun 29 06:19:04 PM PDT 24
Finished Jun 29 06:20:19 PM PDT 24
Peak memory 146796 kb
Host smart-970a4ab6-2d4d-4b71-b5db-5eca5306f25a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=229190981 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 155.prim_prince_test.229190981
Directory /workspace/155.prim_prince_test/latest

Test location /workspace/coverage/default/156.prim_prince_test.1402681555
Short name T338
Test name
Test status
Simulation time 1795750371 ps
CPU time 30.2 seconds
Started Jun 29 06:19:05 PM PDT 24
Finished Jun 29 06:19:42 PM PDT 24
Peak memory 146736 kb
Host smart-40c3f181-7b27-47e8-8526-0a6d8b8c190f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1402681555 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 156.prim_prince_test.1402681555
Directory /workspace/156.prim_prince_test/latest

Test location /workspace/coverage/default/157.prim_prince_test.2514189092
Short name T33
Test name
Test status
Simulation time 1249902637 ps
CPU time 21.08 seconds
Started Jun 29 06:19:03 PM PDT 24
Finished Jun 29 06:19:30 PM PDT 24
Peak memory 146680 kb
Host smart-b0c29ad0-4d16-48ba-8e68-49c8321725be
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2514189092 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 157.prim_prince_test.2514189092
Directory /workspace/157.prim_prince_test/latest

Test location /workspace/coverage/default/158.prim_prince_test.1894372814
Short name T58
Test name
Test status
Simulation time 1814294175 ps
CPU time 30.81 seconds
Started Jun 29 06:19:02 PM PDT 24
Finished Jun 29 06:19:41 PM PDT 24
Peak memory 146736 kb
Host smart-0e884602-acb1-4be2-807a-1a31f720796e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1894372814 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 158.prim_prince_test.1894372814
Directory /workspace/158.prim_prince_test/latest

Test location /workspace/coverage/default/159.prim_prince_test.994114968
Short name T162
Test name
Test status
Simulation time 1962236648 ps
CPU time 32.58 seconds
Started Jun 29 06:19:03 PM PDT 24
Finished Jun 29 06:19:43 PM PDT 24
Peak memory 146752 kb
Host smart-f3e003fb-4fcd-4535-8f00-96befb873169
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=994114968 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 159.prim_prince_test.994114968
Directory /workspace/159.prim_prince_test/latest

Test location /workspace/coverage/default/16.prim_prince_test.2291720313
Short name T179
Test name
Test status
Simulation time 1136385652 ps
CPU time 18.87 seconds
Started Jun 29 06:17:47 PM PDT 24
Finished Jun 29 06:18:12 PM PDT 24
Peak memory 146756 kb
Host smart-affc1bdf-13ba-455b-8805-631a830ee6da
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2291720313 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 16.prim_prince_test.2291720313
Directory /workspace/16.prim_prince_test/latest

Test location /workspace/coverage/default/160.prim_prince_test.1256295530
Short name T412
Test name
Test status
Simulation time 2923854269 ps
CPU time 47.7 seconds
Started Jun 29 06:19:05 PM PDT 24
Finished Jun 29 06:20:03 PM PDT 24
Peak memory 146752 kb
Host smart-83efc479-c332-4022-8f6a-4c5fb260cc0e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1256295530 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 160.prim_prince_test.1256295530
Directory /workspace/160.prim_prince_test/latest

Test location /workspace/coverage/default/161.prim_prince_test.872675303
Short name T29
Test name
Test status
Simulation time 1409842917 ps
CPU time 23.94 seconds
Started Jun 29 06:19:10 PM PDT 24
Finished Jun 29 06:19:39 PM PDT 24
Peak memory 146728 kb
Host smart-c53ae835-256b-4576-91be-794e0491222a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=872675303 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 161.prim_prince_test.872675303
Directory /workspace/161.prim_prince_test/latest

Test location /workspace/coverage/default/162.prim_prince_test.1823620029
Short name T10
Test name
Test status
Simulation time 3560243505 ps
CPU time 60.98 seconds
Started Jun 29 06:19:12 PM PDT 24
Finished Jun 29 06:20:28 PM PDT 24
Peak memory 146800 kb
Host smart-81bbdbc2-798b-448a-9a38-173377c38959
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1823620029 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 162.prim_prince_test.1823620029
Directory /workspace/162.prim_prince_test/latest

Test location /workspace/coverage/default/163.prim_prince_test.2092373238
Short name T180
Test name
Test status
Simulation time 1996020119 ps
CPU time 34.53 seconds
Started Jun 29 06:19:10 PM PDT 24
Finished Jun 29 06:19:55 PM PDT 24
Peak memory 146736 kb
Host smart-335d6b33-15e9-4025-9a60-c70d7e621a84
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2092373238 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 163.prim_prince_test.2092373238
Directory /workspace/163.prim_prince_test/latest

Test location /workspace/coverage/default/164.prim_prince_test.1963874066
Short name T9
Test name
Test status
Simulation time 2714822194 ps
CPU time 46.03 seconds
Started Jun 29 06:19:11 PM PDT 24
Finished Jun 29 06:20:07 PM PDT 24
Peak memory 146800 kb
Host smart-ac15480c-36e1-4c14-a641-2f29b34989d2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1963874066 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 164.prim_prince_test.1963874066
Directory /workspace/164.prim_prince_test/latest

Test location /workspace/coverage/default/165.prim_prince_test.4107964238
Short name T388
Test name
Test status
Simulation time 1517747242 ps
CPU time 26.41 seconds
Started Jun 29 06:19:11 PM PDT 24
Finished Jun 29 06:19:45 PM PDT 24
Peak memory 146736 kb
Host smart-0777ae1c-5b14-48d5-b1d8-7072b7d0225a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4107964238 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 165.prim_prince_test.4107964238
Directory /workspace/165.prim_prince_test/latest

Test location /workspace/coverage/default/166.prim_prince_test.1831432677
Short name T392
Test name
Test status
Simulation time 2322246669 ps
CPU time 39.79 seconds
Started Jun 29 06:19:13 PM PDT 24
Finished Jun 29 06:20:04 PM PDT 24
Peak memory 146800 kb
Host smart-24491759-47a6-41ca-9459-9955008300de
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1831432677 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 166.prim_prince_test.1831432677
Directory /workspace/166.prim_prince_test/latest

Test location /workspace/coverage/default/167.prim_prince_test.200622449
Short name T254
Test name
Test status
Simulation time 1515462034 ps
CPU time 26.2 seconds
Started Jun 29 06:19:14 PM PDT 24
Finished Jun 29 06:19:48 PM PDT 24
Peak memory 146752 kb
Host smart-e6485a20-766a-4599-ab7a-46d3878331a1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=200622449 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 167.prim_prince_test.200622449
Directory /workspace/167.prim_prince_test/latest

Test location /workspace/coverage/default/168.prim_prince_test.3185103897
Short name T311
Test name
Test status
Simulation time 3705755786 ps
CPU time 61.47 seconds
Started Jun 29 06:19:12 PM PDT 24
Finished Jun 29 06:20:29 PM PDT 24
Peak memory 146804 kb
Host smart-d66eaf9b-8e69-4db4-a12d-7788473304b4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3185103897 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 168.prim_prince_test.3185103897
Directory /workspace/168.prim_prince_test/latest

Test location /workspace/coverage/default/169.prim_prince_test.884426186
Short name T399
Test name
Test status
Simulation time 3706768661 ps
CPU time 64.29 seconds
Started Jun 29 06:19:14 PM PDT 24
Finished Jun 29 06:20:36 PM PDT 24
Peak memory 146888 kb
Host smart-58a3193b-8327-4c2c-9e85-a129f98dcbb9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=884426186 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 169.prim_prince_test.884426186
Directory /workspace/169.prim_prince_test/latest

Test location /workspace/coverage/default/17.prim_prince_test.1334805406
Short name T73
Test name
Test status
Simulation time 1615261238 ps
CPU time 28.31 seconds
Started Jun 29 06:17:46 PM PDT 24
Finished Jun 29 06:18:23 PM PDT 24
Peak memory 146756 kb
Host smart-6371c064-8377-4379-953a-38d7fe518a38
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1334805406 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 17.prim_prince_test.1334805406
Directory /workspace/17.prim_prince_test/latest

Test location /workspace/coverage/default/170.prim_prince_test.324642790
Short name T93
Test name
Test status
Simulation time 2122548207 ps
CPU time 35.02 seconds
Started Jun 29 06:19:12 PM PDT 24
Finished Jun 29 06:19:55 PM PDT 24
Peak memory 146752 kb
Host smart-f171eb57-aa60-4519-935f-2a6bdb7acba3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=324642790 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 170.prim_prince_test.324642790
Directory /workspace/170.prim_prince_test/latest

Test location /workspace/coverage/default/171.prim_prince_test.1098035799
Short name T95
Test name
Test status
Simulation time 804154162 ps
CPU time 13.73 seconds
Started Jun 29 06:19:12 PM PDT 24
Finished Jun 29 06:19:29 PM PDT 24
Peak memory 146736 kb
Host smart-24ef9cd9-30a2-4853-a71c-d6271e268231
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1098035799 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 171.prim_prince_test.1098035799
Directory /workspace/171.prim_prince_test/latest

Test location /workspace/coverage/default/172.prim_prince_test.1357531294
Short name T13
Test name
Test status
Simulation time 2330190013 ps
CPU time 38.45 seconds
Started Jun 29 06:19:11 PM PDT 24
Finished Jun 29 06:19:58 PM PDT 24
Peak memory 146764 kb
Host smart-08d3f1dd-2cc3-4cea-87ab-46d81dab65d2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1357531294 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 172.prim_prince_test.1357531294
Directory /workspace/172.prim_prince_test/latest

Test location /workspace/coverage/default/173.prim_prince_test.731411417
Short name T108
Test name
Test status
Simulation time 3585179952 ps
CPU time 61.72 seconds
Started Jun 29 06:19:10 PM PDT 24
Finished Jun 29 06:20:27 PM PDT 24
Peak memory 146760 kb
Host smart-b6fe8cf5-df83-464b-8f85-9f429a99ec7a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=731411417 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 173.prim_prince_test.731411417
Directory /workspace/173.prim_prince_test/latest

Test location /workspace/coverage/default/174.prim_prince_test.3807864798
Short name T470
Test name
Test status
Simulation time 2223175843 ps
CPU time 38.53 seconds
Started Jun 29 06:19:14 PM PDT 24
Finished Jun 29 06:20:03 PM PDT 24
Peak memory 146800 kb
Host smart-27e2d550-e5de-45c9-a906-2125c1c0a373
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3807864798 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 174.prim_prince_test.3807864798
Directory /workspace/174.prim_prince_test/latest

Test location /workspace/coverage/default/175.prim_prince_test.3789761798
Short name T370
Test name
Test status
Simulation time 3539234713 ps
CPU time 58.99 seconds
Started Jun 29 06:19:11 PM PDT 24
Finished Jun 29 06:20:23 PM PDT 24
Peak memory 146800 kb
Host smart-0a46b08b-e9ae-4e14-a0d0-60864189d658
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3789761798 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 175.prim_prince_test.3789761798
Directory /workspace/175.prim_prince_test/latest

Test location /workspace/coverage/default/176.prim_prince_test.2094378206
Short name T410
Test name
Test status
Simulation time 3103768622 ps
CPU time 53.81 seconds
Started Jun 29 06:19:10 PM PDT 24
Finished Jun 29 06:20:18 PM PDT 24
Peak memory 146800 kb
Host smart-c055e31d-fbf8-451d-a44c-c110780015c8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2094378206 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 176.prim_prince_test.2094378206
Directory /workspace/176.prim_prince_test/latest

Test location /workspace/coverage/default/177.prim_prince_test.3832007598
Short name T308
Test name
Test status
Simulation time 2494445513 ps
CPU time 40.64 seconds
Started Jun 29 06:19:11 PM PDT 24
Finished Jun 29 06:20:00 PM PDT 24
Peak memory 146752 kb
Host smart-dbf1b2cc-4cec-4eaa-a17b-4a5408bc0603
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3832007598 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 177.prim_prince_test.3832007598
Directory /workspace/177.prim_prince_test/latest

Test location /workspace/coverage/default/178.prim_prince_test.654598100
Short name T403
Test name
Test status
Simulation time 1371823146 ps
CPU time 24.01 seconds
Started Jun 29 06:19:14 PM PDT 24
Finished Jun 29 06:19:45 PM PDT 24
Peak memory 146752 kb
Host smart-160be34b-8fc1-4222-8185-8fe44c4881d5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=654598100 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 178.prim_prince_test.654598100
Directory /workspace/178.prim_prince_test/latest

Test location /workspace/coverage/default/179.prim_prince_test.2328592776
Short name T248
Test name
Test status
Simulation time 2845681378 ps
CPU time 48.55 seconds
Started Jun 29 06:19:11 PM PDT 24
Finished Jun 29 06:20:12 PM PDT 24
Peak memory 146804 kb
Host smart-a0275e79-42eb-461a-ba46-973fdf0846ad
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2328592776 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 179.prim_prince_test.2328592776
Directory /workspace/179.prim_prince_test/latest

Test location /workspace/coverage/default/18.prim_prince_test.2395208591
Short name T80
Test name
Test status
Simulation time 2141893205 ps
CPU time 35.77 seconds
Started Jun 29 06:17:47 PM PDT 24
Finished Jun 29 06:18:33 PM PDT 24
Peak memory 146736 kb
Host smart-88de1163-8733-44fd-a969-88c064643a59
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2395208591 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 18.prim_prince_test.2395208591
Directory /workspace/18.prim_prince_test/latest

Test location /workspace/coverage/default/180.prim_prince_test.624519551
Short name T92
Test name
Test status
Simulation time 1288748082 ps
CPU time 22.3 seconds
Started Jun 29 06:19:10 PM PDT 24
Finished Jun 29 06:19:38 PM PDT 24
Peak memory 146728 kb
Host smart-3552c67e-a2d7-4216-85d3-c73b09f09c1a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=624519551 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 180.prim_prince_test.624519551
Directory /workspace/180.prim_prince_test/latest

Test location /workspace/coverage/default/181.prim_prince_test.1052745974
Short name T183
Test name
Test status
Simulation time 1669570012 ps
CPU time 28.3 seconds
Started Jun 29 06:19:18 PM PDT 24
Finished Jun 29 06:19:53 PM PDT 24
Peak memory 146720 kb
Host smart-fa029dec-0594-4e7c-ae33-db382310abb7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1052745974 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 181.prim_prince_test.1052745974
Directory /workspace/181.prim_prince_test/latest

Test location /workspace/coverage/default/182.prim_prince_test.1923500349
Short name T450
Test name
Test status
Simulation time 3118620683 ps
CPU time 53.74 seconds
Started Jun 29 06:19:24 PM PDT 24
Finished Jun 29 06:20:32 PM PDT 24
Peak memory 146796 kb
Host smart-66f193e1-f521-4f86-9780-c92eb18f2c4a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1923500349 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 182.prim_prince_test.1923500349
Directory /workspace/182.prim_prince_test/latest

Test location /workspace/coverage/default/183.prim_prince_test.2557357812
Short name T115
Test name
Test status
Simulation time 2639115152 ps
CPU time 44.86 seconds
Started Jun 29 06:19:20 PM PDT 24
Finished Jun 29 06:20:16 PM PDT 24
Peak memory 146768 kb
Host smart-2eb58ba4-935f-46d2-bc7c-c3681e73c34f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2557357812 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 183.prim_prince_test.2557357812
Directory /workspace/183.prim_prince_test/latest

Test location /workspace/coverage/default/184.prim_prince_test.101800150
Short name T247
Test name
Test status
Simulation time 3526835376 ps
CPU time 59.35 seconds
Started Jun 29 06:19:23 PM PDT 24
Finished Jun 29 06:20:37 PM PDT 24
Peak memory 146820 kb
Host smart-c66ea2c1-7915-4409-8373-3fc3c7023f33
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=101800150 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 184.prim_prince_test.101800150
Directory /workspace/184.prim_prince_test/latest

Test location /workspace/coverage/default/185.prim_prince_test.3877557837
Short name T312
Test name
Test status
Simulation time 2030126491 ps
CPU time 33.75 seconds
Started Jun 29 06:19:21 PM PDT 24
Finished Jun 29 06:20:03 PM PDT 24
Peak memory 146736 kb
Host smart-5eb4c511-0ee6-4a17-94f3-24ce64b635ed
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3877557837 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 185.prim_prince_test.3877557837
Directory /workspace/185.prim_prince_test/latest

Test location /workspace/coverage/default/186.prim_prince_test.644149822
Short name T166
Test name
Test status
Simulation time 939622572 ps
CPU time 16.58 seconds
Started Jun 29 06:19:23 PM PDT 24
Finished Jun 29 06:19:44 PM PDT 24
Peak memory 146728 kb
Host smart-46f8103f-02ec-46a6-827a-8b6f9c7b836d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=644149822 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 186.prim_prince_test.644149822
Directory /workspace/186.prim_prince_test/latest

Test location /workspace/coverage/default/187.prim_prince_test.3210750189
Short name T2
Test name
Test status
Simulation time 2630095443 ps
CPU time 44.55 seconds
Started Jun 29 06:19:22 PM PDT 24
Finished Jun 29 06:20:17 PM PDT 24
Peak memory 146792 kb
Host smart-dd186f1c-b6ba-4313-90b6-ebd0ea00d6cd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3210750189 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 187.prim_prince_test.3210750189
Directory /workspace/187.prim_prince_test/latest

Test location /workspace/coverage/default/188.prim_prince_test.1906269228
Short name T82
Test name
Test status
Simulation time 1088467991 ps
CPU time 18.66 seconds
Started Jun 29 06:19:19 PM PDT 24
Finished Jun 29 06:19:42 PM PDT 24
Peak memory 146736 kb
Host smart-2bae085c-8945-4421-b8c8-ec71b2a93ac0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1906269228 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 188.prim_prince_test.1906269228
Directory /workspace/188.prim_prince_test/latest

Test location /workspace/coverage/default/189.prim_prince_test.3457563664
Short name T270
Test name
Test status
Simulation time 2824107932 ps
CPU time 49.16 seconds
Started Jun 29 06:19:21 PM PDT 24
Finished Jun 29 06:20:24 PM PDT 24
Peak memory 146800 kb
Host smart-a384ea1c-5ec3-4328-95e6-ea7893cbdb4d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3457563664 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 189.prim_prince_test.3457563664
Directory /workspace/189.prim_prince_test/latest

Test location /workspace/coverage/default/19.prim_prince_test.2615822930
Short name T171
Test name
Test status
Simulation time 1874225220 ps
CPU time 31.27 seconds
Started Jun 29 06:17:46 PM PDT 24
Finished Jun 29 06:18:24 PM PDT 24
Peak memory 146720 kb
Host smart-33d49a99-c67e-4188-a857-e02d150ec1ba
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2615822930 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 19.prim_prince_test.2615822930
Directory /workspace/19.prim_prince_test/latest

Test location /workspace/coverage/default/190.prim_prince_test.1768668631
Short name T278
Test name
Test status
Simulation time 2543316059 ps
CPU time 42.32 seconds
Started Jun 29 06:19:20 PM PDT 24
Finished Jun 29 06:20:12 PM PDT 24
Peak memory 146764 kb
Host smart-7c961894-9039-422f-96ae-b1267a15ac10
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1768668631 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 190.prim_prince_test.1768668631
Directory /workspace/190.prim_prince_test/latest

Test location /workspace/coverage/default/191.prim_prince_test.309049376
Short name T435
Test name
Test status
Simulation time 2123276253 ps
CPU time 36.93 seconds
Started Jun 29 06:19:23 PM PDT 24
Finished Jun 29 06:20:10 PM PDT 24
Peak memory 146728 kb
Host smart-15ae57e7-28c7-47f4-8fba-7a946dd6391b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=309049376 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 191.prim_prince_test.309049376
Directory /workspace/191.prim_prince_test/latest

Test location /workspace/coverage/default/192.prim_prince_test.848818750
Short name T283
Test name
Test status
Simulation time 3207527606 ps
CPU time 53.84 seconds
Started Jun 29 06:19:21 PM PDT 24
Finished Jun 29 06:20:28 PM PDT 24
Peak memory 146780 kb
Host smart-dc8c2c78-8074-46e0-958d-252a8ea8dab5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=848818750 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 192.prim_prince_test.848818750
Directory /workspace/192.prim_prince_test/latest

Test location /workspace/coverage/default/193.prim_prince_test.1962890681
Short name T364
Test name
Test status
Simulation time 1529947173 ps
CPU time 24.99 seconds
Started Jun 29 06:19:21 PM PDT 24
Finished Jun 29 06:19:52 PM PDT 24
Peak memory 146716 kb
Host smart-c1c6cc3d-8499-4213-85a2-7e8f78489f9d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1962890681 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 193.prim_prince_test.1962890681
Directory /workspace/193.prim_prince_test/latest

Test location /workspace/coverage/default/194.prim_prince_test.2160349489
Short name T219
Test name
Test status
Simulation time 1914975230 ps
CPU time 31.66 seconds
Started Jun 29 06:19:23 PM PDT 24
Finished Jun 29 06:20:01 PM PDT 24
Peak memory 146736 kb
Host smart-817bb3f8-53e6-4e78-8a31-bb957e8e7e77
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2160349489 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 194.prim_prince_test.2160349489
Directory /workspace/194.prim_prince_test/latest

Test location /workspace/coverage/default/195.prim_prince_test.1168257538
Short name T400
Test name
Test status
Simulation time 2830852938 ps
CPU time 48.68 seconds
Started Jun 29 06:19:20 PM PDT 24
Finished Jun 29 06:20:21 PM PDT 24
Peak memory 146800 kb
Host smart-37e25f1e-8cfe-4713-b8cb-a1310f3b400e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1168257538 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 195.prim_prince_test.1168257538
Directory /workspace/195.prim_prince_test/latest

Test location /workspace/coverage/default/196.prim_prince_test.4228673190
Short name T337
Test name
Test status
Simulation time 3163612956 ps
CPU time 51.66 seconds
Started Jun 29 06:19:22 PM PDT 24
Finished Jun 29 06:20:25 PM PDT 24
Peak memory 146784 kb
Host smart-bb6b2b3c-ce4c-46eb-b161-6d0ee6bf5bc1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4228673190 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 196.prim_prince_test.4228673190
Directory /workspace/196.prim_prince_test/latest

Test location /workspace/coverage/default/197.prim_prince_test.1332150823
Short name T486
Test name
Test status
Simulation time 2964379018 ps
CPU time 49.53 seconds
Started Jun 29 06:19:20 PM PDT 24
Finished Jun 29 06:20:22 PM PDT 24
Peak memory 146808 kb
Host smart-94fc224d-187e-4208-8424-10109a325026
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1332150823 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 197.prim_prince_test.1332150823
Directory /workspace/197.prim_prince_test/latest

Test location /workspace/coverage/default/198.prim_prince_test.1376633344
Short name T244
Test name
Test status
Simulation time 2252852025 ps
CPU time 37.08 seconds
Started Jun 29 06:19:21 PM PDT 24
Finished Jun 29 06:20:07 PM PDT 24
Peak memory 146744 kb
Host smart-99fd2a8f-cb5c-4187-8d5a-2cff5334e4c9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1376633344 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 198.prim_prince_test.1376633344
Directory /workspace/198.prim_prince_test/latest

Test location /workspace/coverage/default/199.prim_prince_test.541131914
Short name T51
Test name
Test status
Simulation time 3601388236 ps
CPU time 59.28 seconds
Started Jun 29 06:19:21 PM PDT 24
Finished Jun 29 06:20:34 PM PDT 24
Peak memory 146800 kb
Host smart-15f54563-21d7-4143-92d2-8e6a3603b50e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=541131914 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 199.prim_prince_test.541131914
Directory /workspace/199.prim_prince_test/latest

Test location /workspace/coverage/default/2.prim_prince_test.2221347670
Short name T404
Test name
Test status
Simulation time 1168035434 ps
CPU time 19.5 seconds
Started Jun 29 06:17:41 PM PDT 24
Finished Jun 29 06:18:05 PM PDT 24
Peak memory 146724 kb
Host smart-00ef4ad2-7eca-4b2b-999f-8dded0412061
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2221347670 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 2.prim_prince_test.2221347670
Directory /workspace/2.prim_prince_test/latest

Test location /workspace/coverage/default/20.prim_prince_test.4072323364
Short name T146
Test name
Test status
Simulation time 2528148386 ps
CPU time 42.1 seconds
Started Jun 29 06:17:47 PM PDT 24
Finished Jun 29 06:18:41 PM PDT 24
Peak memory 146820 kb
Host smart-1fef652b-de7b-43b2-8a47-5b49665df150
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4072323364 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 20.prim_prince_test.4072323364
Directory /workspace/20.prim_prince_test/latest

Test location /workspace/coverage/default/200.prim_prince_test.1837290494
Short name T390
Test name
Test status
Simulation time 1075474139 ps
CPU time 18.01 seconds
Started Jun 29 06:19:21 PM PDT 24
Finished Jun 29 06:19:44 PM PDT 24
Peak memory 146688 kb
Host smart-b9928ad2-81cd-4d46-8c85-3fb35bd82c86
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1837290494 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 200.prim_prince_test.1837290494
Directory /workspace/200.prim_prince_test/latest

Test location /workspace/coverage/default/201.prim_prince_test.2660652578
Short name T142
Test name
Test status
Simulation time 1743650974 ps
CPU time 29.03 seconds
Started Jun 29 06:19:21 PM PDT 24
Finished Jun 29 06:19:57 PM PDT 24
Peak memory 146736 kb
Host smart-0421f468-3af5-4e25-a5f4-c9607ee5769b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2660652578 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 201.prim_prince_test.2660652578
Directory /workspace/201.prim_prince_test/latest

Test location /workspace/coverage/default/202.prim_prince_test.1205715034
Short name T109
Test name
Test status
Simulation time 2004108814 ps
CPU time 34.42 seconds
Started Jun 29 06:19:21 PM PDT 24
Finished Jun 29 06:20:03 PM PDT 24
Peak memory 146728 kb
Host smart-369f9bf9-76d0-40d1-875f-0a31cbd08641
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1205715034 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 202.prim_prince_test.1205715034
Directory /workspace/202.prim_prince_test/latest

Test location /workspace/coverage/default/203.prim_prince_test.2810321342
Short name T138
Test name
Test status
Simulation time 838794266 ps
CPU time 14.57 seconds
Started Jun 29 06:19:20 PM PDT 24
Finished Jun 29 06:19:38 PM PDT 24
Peak memory 146736 kb
Host smart-24a0eac4-a036-4af1-a4ba-f7dcefc468a6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2810321342 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 203.prim_prince_test.2810321342
Directory /workspace/203.prim_prince_test/latest

Test location /workspace/coverage/default/204.prim_prince_test.3967798372
Short name T411
Test name
Test status
Simulation time 2089031852 ps
CPU time 34.6 seconds
Started Jun 29 06:19:22 PM PDT 24
Finished Jun 29 06:20:04 PM PDT 24
Peak memory 146736 kb
Host smart-59282c86-2f78-4479-8b85-c17ed62177ac
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3967798372 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 204.prim_prince_test.3967798372
Directory /workspace/204.prim_prince_test/latest

Test location /workspace/coverage/default/205.prim_prince_test.2244446041
Short name T84
Test name
Test status
Simulation time 2669570406 ps
CPU time 44.62 seconds
Started Jun 29 06:19:23 PM PDT 24
Finished Jun 29 06:20:19 PM PDT 24
Peak memory 146804 kb
Host smart-e44ce586-7076-42d8-80a8-4f498c291522
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2244446041 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 205.prim_prince_test.2244446041
Directory /workspace/205.prim_prince_test/latest

Test location /workspace/coverage/default/206.prim_prince_test.55192795
Short name T320
Test name
Test status
Simulation time 3510635679 ps
CPU time 57.77 seconds
Started Jun 29 06:19:21 PM PDT 24
Finished Jun 29 06:20:32 PM PDT 24
Peak memory 146784 kb
Host smart-b0e44510-b4ce-4f7e-a295-e4098b20ccf9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=55192795 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 206.prim_prince_test.55192795
Directory /workspace/206.prim_prince_test/latest

Test location /workspace/coverage/default/207.prim_prince_test.4014623809
Short name T139
Test name
Test status
Simulation time 2743720487 ps
CPU time 46.78 seconds
Started Jun 29 06:19:24 PM PDT 24
Finished Jun 29 06:20:23 PM PDT 24
Peak memory 146796 kb
Host smart-480bd1d5-2582-4e32-8937-f3fd3edbe08f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4014623809 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 207.prim_prince_test.4014623809
Directory /workspace/207.prim_prince_test/latest

Test location /workspace/coverage/default/208.prim_prince_test.2349653238
Short name T160
Test name
Test status
Simulation time 966926568 ps
CPU time 17.25 seconds
Started Jun 29 06:19:19 PM PDT 24
Finished Jun 29 06:19:41 PM PDT 24
Peak memory 146736 kb
Host smart-fc20574c-39de-4a9f-8f60-7ed183293f61
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2349653238 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 208.prim_prince_test.2349653238
Directory /workspace/208.prim_prince_test/latest

Test location /workspace/coverage/default/209.prim_prince_test.3485578091
Short name T154
Test name
Test status
Simulation time 1029638694 ps
CPU time 17.89 seconds
Started Jun 29 06:19:19 PM PDT 24
Finished Jun 29 06:19:42 PM PDT 24
Peak memory 146736 kb
Host smart-cc829714-54ca-4db7-949a-e0139ea91bdc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3485578091 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 209.prim_prince_test.3485578091
Directory /workspace/209.prim_prince_test/latest

Test location /workspace/coverage/default/21.prim_prince_test.629712812
Short name T78
Test name
Test status
Simulation time 3628175690 ps
CPU time 62.69 seconds
Started Jun 29 06:17:48 PM PDT 24
Finished Jun 29 06:19:09 PM PDT 24
Peak memory 146800 kb
Host smart-8d959ac1-3873-4bb7-9e9e-79f7fee8864c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=629712812 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 21.prim_prince_test.629712812
Directory /workspace/21.prim_prince_test/latest

Test location /workspace/coverage/default/210.prim_prince_test.2257698102
Short name T413
Test name
Test status
Simulation time 2940241868 ps
CPU time 50.89 seconds
Started Jun 29 06:19:30 PM PDT 24
Finished Jun 29 06:20:34 PM PDT 24
Peak memory 146800 kb
Host smart-e9fcf474-92f5-41d4-8ed9-307a8733c03c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2257698102 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 210.prim_prince_test.2257698102
Directory /workspace/210.prim_prince_test/latest

Test location /workspace/coverage/default/211.prim_prince_test.1675330844
Short name T259
Test name
Test status
Simulation time 2224681919 ps
CPU time 37.39 seconds
Started Jun 29 06:19:28 PM PDT 24
Finished Jun 29 06:20:15 PM PDT 24
Peak memory 146800 kb
Host smart-b22f34df-2cce-4b66-a45f-3d66097ec477
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1675330844 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 211.prim_prince_test.1675330844
Directory /workspace/211.prim_prince_test/latest

Test location /workspace/coverage/default/212.prim_prince_test.3656114000
Short name T332
Test name
Test status
Simulation time 918235469 ps
CPU time 15.82 seconds
Started Jun 29 06:19:27 PM PDT 24
Finished Jun 29 06:19:47 PM PDT 24
Peak memory 146736 kb
Host smart-9c31996b-a204-4e31-8e2b-b5fe6dfcc019
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3656114000 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 212.prim_prince_test.3656114000
Directory /workspace/212.prim_prince_test/latest

Test location /workspace/coverage/default/213.prim_prince_test.1734522534
Short name T297
Test name
Test status
Simulation time 3272929456 ps
CPU time 54.45 seconds
Started Jun 29 06:19:30 PM PDT 24
Finished Jun 29 06:20:38 PM PDT 24
Peak memory 146808 kb
Host smart-f3fd74b4-346a-4b08-8828-c44026696735
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1734522534 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 213.prim_prince_test.1734522534
Directory /workspace/213.prim_prince_test/latest

Test location /workspace/coverage/default/214.prim_prince_test.3448635730
Short name T499
Test name
Test status
Simulation time 3442367721 ps
CPU time 57.72 seconds
Started Jun 29 06:19:29 PM PDT 24
Finished Jun 29 06:20:42 PM PDT 24
Peak memory 146788 kb
Host smart-fc146e2a-7a9e-4a41-8505-752586a0cfba
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3448635730 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 214.prim_prince_test.3448635730
Directory /workspace/214.prim_prince_test/latest

Test location /workspace/coverage/default/215.prim_prince_test.3238598004
Short name T272
Test name
Test status
Simulation time 2040754075 ps
CPU time 34.04 seconds
Started Jun 29 06:19:28 PM PDT 24
Finished Jun 29 06:20:11 PM PDT 24
Peak memory 146736 kb
Host smart-7246fce8-a3be-43ae-a686-b160bca1b475
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3238598004 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 215.prim_prince_test.3238598004
Directory /workspace/215.prim_prince_test/latest

Test location /workspace/coverage/default/216.prim_prince_test.1079385926
Short name T59
Test name
Test status
Simulation time 771916493 ps
CPU time 13.8 seconds
Started Jun 29 06:19:30 PM PDT 24
Finished Jun 29 06:19:48 PM PDT 24
Peak memory 146736 kb
Host smart-2df51b17-c098-4446-a4a8-f3879dddd101
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1079385926 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 216.prim_prince_test.1079385926
Directory /workspace/216.prim_prince_test/latest

Test location /workspace/coverage/default/217.prim_prince_test.1732543940
Short name T381
Test name
Test status
Simulation time 3190174619 ps
CPU time 54.82 seconds
Started Jun 29 06:19:29 PM PDT 24
Finished Jun 29 06:20:37 PM PDT 24
Peak memory 146800 kb
Host smart-7ae08bd1-b371-4991-9717-61252d8a4613
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1732543940 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 217.prim_prince_test.1732543940
Directory /workspace/217.prim_prince_test/latest

Test location /workspace/coverage/default/218.prim_prince_test.802630004
Short name T382
Test name
Test status
Simulation time 3224113913 ps
CPU time 51.45 seconds
Started Jun 29 06:19:28 PM PDT 24
Finished Jun 29 06:20:29 PM PDT 24
Peak memory 146816 kb
Host smart-d5e8e534-5e80-48ef-bc3a-70dc64558f01
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=802630004 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 218.prim_prince_test.802630004
Directory /workspace/218.prim_prince_test/latest

Test location /workspace/coverage/default/219.prim_prince_test.197814283
Short name T173
Test name
Test status
Simulation time 3185076948 ps
CPU time 54.98 seconds
Started Jun 29 06:19:30 PM PDT 24
Finished Jun 29 06:20:40 PM PDT 24
Peak memory 146784 kb
Host smart-703fb83e-06ef-4bfc-b59a-c9f6d87c6caf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=197814283 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 219.prim_prince_test.197814283
Directory /workspace/219.prim_prince_test/latest

Test location /workspace/coverage/default/22.prim_prince_test.2675522748
Short name T48
Test name
Test status
Simulation time 3151943704 ps
CPU time 53.15 seconds
Started Jun 29 06:17:46 PM PDT 24
Finished Jun 29 06:18:52 PM PDT 24
Peak memory 146820 kb
Host smart-86d15a85-109e-4739-9b8d-e456a64162ea
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2675522748 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 22.prim_prince_test.2675522748
Directory /workspace/22.prim_prince_test/latest

Test location /workspace/coverage/default/220.prim_prince_test.3231647023
Short name T105
Test name
Test status
Simulation time 2912657359 ps
CPU time 48.32 seconds
Started Jun 29 06:19:28 PM PDT 24
Finished Jun 29 06:20:27 PM PDT 24
Peak memory 146764 kb
Host smart-7301e833-ef9e-4f34-9dcd-a7208ae232f2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3231647023 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 220.prim_prince_test.3231647023
Directory /workspace/220.prim_prince_test/latest

Test location /workspace/coverage/default/221.prim_prince_test.2089300819
Short name T215
Test name
Test status
Simulation time 1321095770 ps
CPU time 22.94 seconds
Started Jun 29 06:19:31 PM PDT 24
Finished Jun 29 06:20:01 PM PDT 24
Peak memory 146824 kb
Host smart-db1660a7-31ff-4018-8d97-9bba4471988a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2089300819 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 221.prim_prince_test.2089300819
Directory /workspace/221.prim_prince_test/latest

Test location /workspace/coverage/default/222.prim_prince_test.3167978958
Short name T464
Test name
Test status
Simulation time 2288543302 ps
CPU time 36.55 seconds
Started Jun 29 06:19:28 PM PDT 24
Finished Jun 29 06:20:12 PM PDT 24
Peak memory 146800 kb
Host smart-0059f622-3c1d-4913-977d-3bf8feef0b82
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3167978958 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 222.prim_prince_test.3167978958
Directory /workspace/222.prim_prince_test/latest

Test location /workspace/coverage/default/223.prim_prince_test.700233422
Short name T20
Test name
Test status
Simulation time 3223635171 ps
CPU time 55.49 seconds
Started Jun 29 06:19:28 PM PDT 24
Finished Jun 29 06:20:37 PM PDT 24
Peak memory 146816 kb
Host smart-47f3466d-35bd-43c4-9aa5-1d9070c25763
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=700233422 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 223.prim_prince_test.700233422
Directory /workspace/223.prim_prince_test/latest

Test location /workspace/coverage/default/224.prim_prince_test.1670496108
Short name T258
Test name
Test status
Simulation time 2846511559 ps
CPU time 47.1 seconds
Started Jun 29 06:19:29 PM PDT 24
Finished Jun 29 06:20:29 PM PDT 24
Peak memory 146808 kb
Host smart-67b26f00-f663-4b1c-ac27-cf501b899350
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1670496108 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 224.prim_prince_test.1670496108
Directory /workspace/224.prim_prince_test/latest

Test location /workspace/coverage/default/225.prim_prince_test.1936371720
Short name T200
Test name
Test status
Simulation time 3232832996 ps
CPU time 55.66 seconds
Started Jun 29 06:19:31 PM PDT 24
Finished Jun 29 06:20:41 PM PDT 24
Peak memory 146800 kb
Host smart-3810b53c-bac1-422e-a46c-0a2ec903ecf4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1936371720 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 225.prim_prince_test.1936371720
Directory /workspace/225.prim_prince_test/latest

Test location /workspace/coverage/default/226.prim_prince_test.3393138279
Short name T170
Test name
Test status
Simulation time 3602846025 ps
CPU time 61.65 seconds
Started Jun 29 06:19:27 PM PDT 24
Finished Jun 29 06:20:46 PM PDT 24
Peak memory 146800 kb
Host smart-505638c5-e3ab-4191-a6a3-224b90d99def
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3393138279 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 226.prim_prince_test.3393138279
Directory /workspace/226.prim_prince_test/latest

Test location /workspace/coverage/default/227.prim_prince_test.3723589554
Short name T268
Test name
Test status
Simulation time 1849143095 ps
CPU time 31.25 seconds
Started Jun 29 06:19:29 PM PDT 24
Finished Jun 29 06:20:08 PM PDT 24
Peak memory 146740 kb
Host smart-24b92ae0-0443-4ec1-a139-d430aabd4174
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3723589554 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 227.prim_prince_test.3723589554
Directory /workspace/227.prim_prince_test/latest

Test location /workspace/coverage/default/228.prim_prince_test.2470643962
Short name T40
Test name
Test status
Simulation time 3053310730 ps
CPU time 52.22 seconds
Started Jun 29 06:19:28 PM PDT 24
Finished Jun 29 06:20:36 PM PDT 24
Peak memory 146800 kb
Host smart-87db48bb-5055-401e-9630-cd6b08b472a4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2470643962 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 228.prim_prince_test.2470643962
Directory /workspace/228.prim_prince_test/latest

Test location /workspace/coverage/default/229.prim_prince_test.632900915
Short name T405
Test name
Test status
Simulation time 1945895673 ps
CPU time 32.8 seconds
Started Jun 29 06:19:32 PM PDT 24
Finished Jun 29 06:20:12 PM PDT 24
Peak memory 146764 kb
Host smart-098aa1a8-4b17-48b6-96c9-05aa0bc90840
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=632900915 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 229.prim_prince_test.632900915
Directory /workspace/229.prim_prince_test/latest

Test location /workspace/coverage/default/23.prim_prince_test.3330654424
Short name T315
Test name
Test status
Simulation time 1787635425 ps
CPU time 30.79 seconds
Started Jun 29 06:17:47 PM PDT 24
Finished Jun 29 06:18:27 PM PDT 24
Peak memory 146744 kb
Host smart-bbc2bd71-01c5-4caf-a8ba-27ff345097c3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3330654424 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 23.prim_prince_test.3330654424
Directory /workspace/23.prim_prince_test/latest

Test location /workspace/coverage/default/230.prim_prince_test.3286923097
Short name T300
Test name
Test status
Simulation time 2573983823 ps
CPU time 43.1 seconds
Started Jun 29 06:19:30 PM PDT 24
Finished Jun 29 06:20:25 PM PDT 24
Peak memory 146768 kb
Host smart-037a8fef-93b1-4dc6-ba66-cd2b30357d63
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3286923097 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 230.prim_prince_test.3286923097
Directory /workspace/230.prim_prince_test/latest

Test location /workspace/coverage/default/231.prim_prince_test.45252604
Short name T178
Test name
Test status
Simulation time 3745346468 ps
CPU time 62.69 seconds
Started Jun 29 06:19:29 PM PDT 24
Finished Jun 29 06:20:47 PM PDT 24
Peak memory 146800 kb
Host smart-6ded2995-3603-4d0a-9c33-6852db07a272
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=45252604 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 231.prim_prince_test.45252604
Directory /workspace/231.prim_prince_test/latest

Test location /workspace/coverage/default/232.prim_prince_test.824485115
Short name T41
Test name
Test status
Simulation time 1001345299 ps
CPU time 17.44 seconds
Started Jun 29 06:19:30 PM PDT 24
Finished Jun 29 06:19:52 PM PDT 24
Peak memory 146752 kb
Host smart-4d11267a-c1d4-4076-930e-a43a7615583f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=824485115 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 232.prim_prince_test.824485115
Directory /workspace/232.prim_prince_test/latest

Test location /workspace/coverage/default/233.prim_prince_test.3446559373
Short name T476
Test name
Test status
Simulation time 1165239366 ps
CPU time 19.45 seconds
Started Jun 29 06:19:28 PM PDT 24
Finished Jun 29 06:19:52 PM PDT 24
Peak memory 146736 kb
Host smart-4133d53a-433f-4d09-ac03-57263e5fde68
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3446559373 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 233.prim_prince_test.3446559373
Directory /workspace/233.prim_prince_test/latest

Test location /workspace/coverage/default/234.prim_prince_test.3683812544
Short name T472
Test name
Test status
Simulation time 1833466008 ps
CPU time 30.53 seconds
Started Jun 29 06:19:28 PM PDT 24
Finished Jun 29 06:20:06 PM PDT 24
Peak memory 146736 kb
Host smart-057435c7-4b6c-446c-a53e-131cc5a04ef0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3683812544 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 234.prim_prince_test.3683812544
Directory /workspace/234.prim_prince_test/latest

Test location /workspace/coverage/default/235.prim_prince_test.1463603559
Short name T103
Test name
Test status
Simulation time 1377671606 ps
CPU time 23.44 seconds
Started Jun 29 06:19:32 PM PDT 24
Finished Jun 29 06:20:01 PM PDT 24
Peak memory 146756 kb
Host smart-281a7cd3-3775-46a7-bacc-ab7b207bccac
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1463603559 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 235.prim_prince_test.1463603559
Directory /workspace/235.prim_prince_test/latest

Test location /workspace/coverage/default/236.prim_prince_test.1332634292
Short name T28
Test name
Test status
Simulation time 3319228431 ps
CPU time 56.42 seconds
Started Jun 29 06:19:29 PM PDT 24
Finished Jun 29 06:20:39 PM PDT 24
Peak memory 146800 kb
Host smart-5a2e8c39-517a-449d-99e7-07c6465d34cc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1332634292 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 236.prim_prince_test.1332634292
Directory /workspace/236.prim_prince_test/latest

Test location /workspace/coverage/default/237.prim_prince_test.3305140311
Short name T424
Test name
Test status
Simulation time 3388231907 ps
CPU time 57.37 seconds
Started Jun 29 06:19:29 PM PDT 24
Finished Jun 29 06:20:41 PM PDT 24
Peak memory 146788 kb
Host smart-86fe8011-7929-4c28-bac8-a9bdbfb56b18
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3305140311 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 237.prim_prince_test.3305140311
Directory /workspace/237.prim_prince_test/latest

Test location /workspace/coverage/default/238.prim_prince_test.3979082787
Short name T432
Test name
Test status
Simulation time 2445291509 ps
CPU time 40.96 seconds
Started Jun 29 06:19:35 PM PDT 24
Finished Jun 29 06:20:26 PM PDT 24
Peak memory 146800 kb
Host smart-2d121089-e334-4d07-b907-3ab5451b56b0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3979082787 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 238.prim_prince_test.3979082787
Directory /workspace/238.prim_prince_test/latest

Test location /workspace/coverage/default/239.prim_prince_test.285312869
Short name T416
Test name
Test status
Simulation time 808285927 ps
CPU time 14.58 seconds
Started Jun 29 06:19:36 PM PDT 24
Finished Jun 29 06:19:55 PM PDT 24
Peak memory 146752 kb
Host smart-5f349640-e603-4fff-a55d-566a71157fad
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=285312869 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 239.prim_prince_test.285312869
Directory /workspace/239.prim_prince_test/latest

Test location /workspace/coverage/default/24.prim_prince_test.3529552408
Short name T371
Test name
Test status
Simulation time 2219897292 ps
CPU time 35.92 seconds
Started Jun 29 06:17:47 PM PDT 24
Finished Jun 29 06:18:31 PM PDT 24
Peak memory 146820 kb
Host smart-d796c425-c636-447c-8874-aa9efb62259d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3529552408 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 24.prim_prince_test.3529552408
Directory /workspace/24.prim_prince_test/latest

Test location /workspace/coverage/default/240.prim_prince_test.3940707851
Short name T347
Test name
Test status
Simulation time 1466085500 ps
CPU time 25.41 seconds
Started Jun 29 06:19:38 PM PDT 24
Finished Jun 29 06:20:10 PM PDT 24
Peak memory 146736 kb
Host smart-854c7f59-7628-43f1-8efb-276c815ffc53
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3940707851 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 240.prim_prince_test.3940707851
Directory /workspace/240.prim_prince_test/latest

Test location /workspace/coverage/default/241.prim_prince_test.1258769287
Short name T74
Test name
Test status
Simulation time 2667954293 ps
CPU time 45.09 seconds
Started Jun 29 06:19:37 PM PDT 24
Finished Jun 29 06:20:32 PM PDT 24
Peak memory 146820 kb
Host smart-70642977-7075-44b9-b6b6-fb4d022726a0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1258769287 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 241.prim_prince_test.1258769287
Directory /workspace/241.prim_prince_test/latest

Test location /workspace/coverage/default/242.prim_prince_test.1265568279
Short name T273
Test name
Test status
Simulation time 1255627178 ps
CPU time 22.38 seconds
Started Jun 29 06:19:35 PM PDT 24
Finished Jun 29 06:20:03 PM PDT 24
Peak memory 146736 kb
Host smart-de567fe6-ad4b-46ef-9973-26ce13289050
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1265568279 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 242.prim_prince_test.1265568279
Directory /workspace/242.prim_prince_test/latest

Test location /workspace/coverage/default/243.prim_prince_test.531085140
Short name T293
Test name
Test status
Simulation time 3610327075 ps
CPU time 58.85 seconds
Started Jun 29 06:19:38 PM PDT 24
Finished Jun 29 06:20:50 PM PDT 24
Peak memory 146796 kb
Host smart-be91e115-9934-4940-b618-cda7a233cb2b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=531085140 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 243.prim_prince_test.531085140
Directory /workspace/243.prim_prince_test/latest

Test location /workspace/coverage/default/244.prim_prince_test.1714710179
Short name T369
Test name
Test status
Simulation time 3446713755 ps
CPU time 59.95 seconds
Started Jun 29 06:19:41 PM PDT 24
Finished Jun 29 06:20:58 PM PDT 24
Peak memory 146888 kb
Host smart-5249a1f9-29a4-4931-9738-45fb41fc8b93
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1714710179 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 244.prim_prince_test.1714710179
Directory /workspace/244.prim_prince_test/latest

Test location /workspace/coverage/default/245.prim_prince_test.2243476952
Short name T121
Test name
Test status
Simulation time 3270040650 ps
CPU time 53.67 seconds
Started Jun 29 06:19:39 PM PDT 24
Finished Jun 29 06:20:45 PM PDT 24
Peak memory 146800 kb
Host smart-882207b6-de6d-43f0-b23a-292cacf821c8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2243476952 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 245.prim_prince_test.2243476952
Directory /workspace/245.prim_prince_test/latest

Test location /workspace/coverage/default/246.prim_prince_test.885101014
Short name T327
Test name
Test status
Simulation time 2849829546 ps
CPU time 47.76 seconds
Started Jun 29 06:19:39 PM PDT 24
Finished Jun 29 06:20:38 PM PDT 24
Peak memory 146792 kb
Host smart-bbf594c5-a660-4913-90c3-8d65591c14b2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=885101014 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 246.prim_prince_test.885101014
Directory /workspace/246.prim_prince_test/latest

Test location /workspace/coverage/default/247.prim_prince_test.88561219
Short name T246
Test name
Test status
Simulation time 1438181394 ps
CPU time 25.01 seconds
Started Jun 29 06:19:37 PM PDT 24
Finished Jun 29 06:20:09 PM PDT 24
Peak memory 146740 kb
Host smart-68ec39e3-a872-4575-9086-50692adc95b6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=88561219 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 247.prim_prince_test.88561219
Directory /workspace/247.prim_prince_test/latest

Test location /workspace/coverage/default/248.prim_prince_test.2248851159
Short name T226
Test name
Test status
Simulation time 3322347813 ps
CPU time 56.9 seconds
Started Jun 29 06:19:37 PM PDT 24
Finished Jun 29 06:20:48 PM PDT 24
Peak memory 146800 kb
Host smart-1e967cc9-2bfb-4cc4-aae6-c40f92e49d1b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2248851159 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 248.prim_prince_test.2248851159
Directory /workspace/248.prim_prince_test/latest

Test location /workspace/coverage/default/249.prim_prince_test.3999493208
Short name T106
Test name
Test status
Simulation time 2453970676 ps
CPU time 41.34 seconds
Started Jun 29 06:19:38 PM PDT 24
Finished Jun 29 06:20:29 PM PDT 24
Peak memory 146800 kb
Host smart-11ea799a-3514-442c-8273-70d9ddb8ed86
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3999493208 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 249.prim_prince_test.3999493208
Directory /workspace/249.prim_prince_test/latest

Test location /workspace/coverage/default/25.prim_prince_test.4137603044
Short name T199
Test name
Test status
Simulation time 2575980875 ps
CPU time 41.33 seconds
Started Jun 29 06:17:48 PM PDT 24
Finished Jun 29 06:18:38 PM PDT 24
Peak memory 146804 kb
Host smart-12abc5cd-3dd4-4e47-a03d-1e9d8dfbe3cc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4137603044 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 25.prim_prince_test.4137603044
Directory /workspace/25.prim_prince_test/latest

Test location /workspace/coverage/default/250.prim_prince_test.97122383
Short name T144
Test name
Test status
Simulation time 2028668027 ps
CPU time 34.4 seconds
Started Jun 29 06:19:36 PM PDT 24
Finished Jun 29 06:20:19 PM PDT 24
Peak memory 146744 kb
Host smart-00f19695-7d9e-4bfa-bff2-32c9f144c512
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=97122383 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 250.prim_prince_test.97122383
Directory /workspace/250.prim_prince_test/latest

Test location /workspace/coverage/default/251.prim_prince_test.2668556374
Short name T67
Test name
Test status
Simulation time 3044283947 ps
CPU time 51.71 seconds
Started Jun 29 06:19:39 PM PDT 24
Finished Jun 29 06:20:42 PM PDT 24
Peak memory 146752 kb
Host smart-904f136e-5373-488d-861a-cbaae574706c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2668556374 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 251.prim_prince_test.2668556374
Directory /workspace/251.prim_prince_test/latest

Test location /workspace/coverage/default/252.prim_prince_test.3667081790
Short name T305
Test name
Test status
Simulation time 926749969 ps
CPU time 16.13 seconds
Started Jun 29 06:19:36 PM PDT 24
Finished Jun 29 06:19:56 PM PDT 24
Peak memory 146728 kb
Host smart-f113a56e-5d77-4fbd-b73d-4f65ea063165
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3667081790 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 252.prim_prince_test.3667081790
Directory /workspace/252.prim_prince_test/latest

Test location /workspace/coverage/default/253.prim_prince_test.1018168021
Short name T6
Test name
Test status
Simulation time 3311094228 ps
CPU time 55.56 seconds
Started Jun 29 06:19:38 PM PDT 24
Finished Jun 29 06:20:46 PM PDT 24
Peak memory 146800 kb
Host smart-0eed40ce-fd1f-4e2a-b2ad-5faec65249a6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1018168021 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 253.prim_prince_test.1018168021
Directory /workspace/253.prim_prince_test/latest

Test location /workspace/coverage/default/254.prim_prince_test.244158257
Short name T324
Test name
Test status
Simulation time 1492175136 ps
CPU time 25.86 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:20:19 PM PDT 24
Peak memory 146752 kb
Host smart-3f0c2909-22c6-45d2-8a74-8795e8142f57
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=244158257 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 254.prim_prince_test.244158257
Directory /workspace/254.prim_prince_test/latest

Test location /workspace/coverage/default/255.prim_prince_test.3749533628
Short name T460
Test name
Test status
Simulation time 2902542531 ps
CPU time 50.45 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:20:49 PM PDT 24
Peak memory 146800 kb
Host smart-9170fad1-5b48-42cd-a296-a483cada85b8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3749533628 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 255.prim_prince_test.3749533628
Directory /workspace/255.prim_prince_test/latest

Test location /workspace/coverage/default/256.prim_prince_test.3248823286
Short name T120
Test name
Test status
Simulation time 2369636701 ps
CPU time 39.79 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:20:34 PM PDT 24
Peak memory 146792 kb
Host smart-76a2238a-2525-4c82-a2af-5e62b161490f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3248823286 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 256.prim_prince_test.3248823286
Directory /workspace/256.prim_prince_test/latest

Test location /workspace/coverage/default/257.prim_prince_test.56127312
Short name T299
Test name
Test status
Simulation time 3316332689 ps
CPU time 54.43 seconds
Started Jun 29 06:19:43 PM PDT 24
Finished Jun 29 06:20:50 PM PDT 24
Peak memory 146788 kb
Host smart-ef3bbb30-b21c-4395-abb5-a32d664a2d0c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=56127312 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 257.prim_prince_test.56127312
Directory /workspace/257.prim_prince_test/latest

Test location /workspace/coverage/default/258.prim_prince_test.350727463
Short name T133
Test name
Test status
Simulation time 3107376501 ps
CPU time 50.81 seconds
Started Jun 29 06:19:44 PM PDT 24
Finished Jun 29 06:20:48 PM PDT 24
Peak memory 146800 kb
Host smart-172df571-28ea-4d6c-8a1f-899431acb0b2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=350727463 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 258.prim_prince_test.350727463
Directory /workspace/258.prim_prince_test/latest

Test location /workspace/coverage/default/259.prim_prince_test.2204104239
Short name T123
Test name
Test status
Simulation time 1689079120 ps
CPU time 28.91 seconds
Started Jun 29 06:19:46 PM PDT 24
Finished Jun 29 06:20:22 PM PDT 24
Peak memory 146736 kb
Host smart-da4fb9a7-c7f2-46d1-b1d4-3f3f5ed78000
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2204104239 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 259.prim_prince_test.2204104239
Directory /workspace/259.prim_prince_test/latest

Test location /workspace/coverage/default/26.prim_prince_test.179286110
Short name T206
Test name
Test status
Simulation time 1352609613 ps
CPU time 22.83 seconds
Started Jun 29 06:17:47 PM PDT 24
Finished Jun 29 06:18:16 PM PDT 24
Peak memory 146736 kb
Host smart-4cac15e5-6cc6-43ce-b331-18f66977fae1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=179286110 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 26.prim_prince_test.179286110
Directory /workspace/26.prim_prince_test/latest

Test location /workspace/coverage/default/260.prim_prince_test.1595503438
Short name T483
Test name
Test status
Simulation time 2082539248 ps
CPU time 35.51 seconds
Started Jun 29 06:19:46 PM PDT 24
Finished Jun 29 06:20:32 PM PDT 24
Peak memory 146732 kb
Host smart-a78e8b4a-fc88-48d2-b86a-7e8cf16afe9d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1595503438 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 260.prim_prince_test.1595503438
Directory /workspace/260.prim_prince_test/latest

Test location /workspace/coverage/default/261.prim_prince_test.1287969175
Short name T461
Test name
Test status
Simulation time 3221356390 ps
CPU time 55.55 seconds
Started Jun 29 06:19:44 PM PDT 24
Finished Jun 29 06:20:54 PM PDT 24
Peak memory 146800 kb
Host smart-a140bcdf-b709-46f7-b2a4-fbadc9a60284
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1287969175 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 261.prim_prince_test.1287969175
Directory /workspace/261.prim_prince_test/latest

Test location /workspace/coverage/default/262.prim_prince_test.2553539755
Short name T310
Test name
Test status
Simulation time 1570532081 ps
CPU time 26.42 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:20:19 PM PDT 24
Peak memory 146736 kb
Host smart-1eb23930-ab7b-4b5e-8da3-5135c849ff49
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2553539755 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 262.prim_prince_test.2553539755
Directory /workspace/262.prim_prince_test/latest

Test location /workspace/coverage/default/263.prim_prince_test.1195202235
Short name T195
Test name
Test status
Simulation time 1399368604 ps
CPU time 23.34 seconds
Started Jun 29 06:19:44 PM PDT 24
Finished Jun 29 06:20:13 PM PDT 24
Peak memory 146736 kb
Host smart-2580074b-96aa-45a0-9fac-293ddb5eb307
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1195202235 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 263.prim_prince_test.1195202235
Directory /workspace/263.prim_prince_test/latest

Test location /workspace/coverage/default/264.prim_prince_test.3432364255
Short name T175
Test name
Test status
Simulation time 2595995327 ps
CPU time 44.71 seconds
Started Jun 29 06:19:49 PM PDT 24
Finished Jun 29 06:20:46 PM PDT 24
Peak memory 146744 kb
Host smart-94ce2147-0302-42ef-989c-7799e9d62591
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3432364255 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 264.prim_prince_test.3432364255
Directory /workspace/264.prim_prince_test/latest

Test location /workspace/coverage/default/265.prim_prince_test.3633241911
Short name T117
Test name
Test status
Simulation time 2958772657 ps
CPU time 48.01 seconds
Started Jun 29 06:19:44 PM PDT 24
Finished Jun 29 06:20:43 PM PDT 24
Peak memory 146796 kb
Host smart-7bbd04be-1f9f-473c-80c7-9c58539a6c47
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3633241911 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 265.prim_prince_test.3633241911
Directory /workspace/265.prim_prince_test/latest

Test location /workspace/coverage/default/266.prim_prince_test.3535048009
Short name T350
Test name
Test status
Simulation time 1507056450 ps
CPU time 26.47 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:20:20 PM PDT 24
Peak memory 146736 kb
Host smart-6f357b35-1fa8-4731-84b0-f3cc833b2954
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3535048009 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 266.prim_prince_test.3535048009
Directory /workspace/266.prim_prince_test/latest

Test location /workspace/coverage/default/267.prim_prince_test.3641204472
Short name T191
Test name
Test status
Simulation time 3071633860 ps
CPU time 50.29 seconds
Started Jun 29 06:19:44 PM PDT 24
Finished Jun 29 06:20:45 PM PDT 24
Peak memory 146784 kb
Host smart-bcb8a0b4-094b-43b4-8040-997333e00c79
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3641204472 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 267.prim_prince_test.3641204472
Directory /workspace/267.prim_prince_test/latest

Test location /workspace/coverage/default/268.prim_prince_test.4033407098
Short name T481
Test name
Test status
Simulation time 1799865621 ps
CPU time 30.27 seconds
Started Jun 29 06:19:47 PM PDT 24
Finished Jun 29 06:20:24 PM PDT 24
Peak memory 146756 kb
Host smart-1160ca5e-7744-4a60-b604-fa4208906b88
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4033407098 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 268.prim_prince_test.4033407098
Directory /workspace/268.prim_prince_test/latest

Test location /workspace/coverage/default/269.prim_prince_test.2776284962
Short name T387
Test name
Test status
Simulation time 1571929307 ps
CPU time 27.35 seconds
Started Jun 29 06:19:47 PM PDT 24
Finished Jun 29 06:20:22 PM PDT 24
Peak memory 146680 kb
Host smart-f99314f2-314d-4e49-9207-924cae45dd22
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2776284962 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 269.prim_prince_test.2776284962
Directory /workspace/269.prim_prince_test/latest

Test location /workspace/coverage/default/27.prim_prince_test.473887163
Short name T340
Test name
Test status
Simulation time 2701890125 ps
CPU time 44.65 seconds
Started Jun 29 06:17:49 PM PDT 24
Finished Jun 29 06:18:45 PM PDT 24
Peak memory 146804 kb
Host smart-1a26c94c-95f6-442e-9b8e-fe310e25de82
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=473887163 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 27.prim_prince_test.473887163
Directory /workspace/27.prim_prince_test/latest

Test location /workspace/coverage/default/270.prim_prince_test.1979449206
Short name T352
Test name
Test status
Simulation time 1864392459 ps
CPU time 31.34 seconds
Started Jun 29 06:19:44 PM PDT 24
Finished Jun 29 06:20:24 PM PDT 24
Peak memory 146736 kb
Host smart-566a415d-6feb-4343-b121-7eaac0df4bdb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1979449206 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 270.prim_prince_test.1979449206
Directory /workspace/270.prim_prince_test/latest

Test location /workspace/coverage/default/271.prim_prince_test.3095786453
Short name T286
Test name
Test status
Simulation time 2951980229 ps
CPU time 50.07 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:20:48 PM PDT 24
Peak memory 146800 kb
Host smart-6fb2558b-964d-4e0c-8177-25bf07c2e01d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3095786453 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 271.prim_prince_test.3095786453
Directory /workspace/271.prim_prince_test/latest

Test location /workspace/coverage/default/272.prim_prince_test.3769545995
Short name T87
Test name
Test status
Simulation time 2379811956 ps
CPU time 38.41 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:20:33 PM PDT 24
Peak memory 146800 kb
Host smart-955b38d8-5c9c-4430-b8cc-a23f021cde1e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3769545995 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 272.prim_prince_test.3769545995
Directory /workspace/272.prim_prince_test/latest

Test location /workspace/coverage/default/273.prim_prince_test.2446379984
Short name T325
Test name
Test status
Simulation time 1694377201 ps
CPU time 29.36 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:20:23 PM PDT 24
Peak memory 146736 kb
Host smart-17810488-cf15-451a-b4ac-2b212700cdcf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2446379984 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 273.prim_prince_test.2446379984
Directory /workspace/273.prim_prince_test/latest

Test location /workspace/coverage/default/274.prim_prince_test.3571883589
Short name T301
Test name
Test status
Simulation time 2711732375 ps
CPU time 47.18 seconds
Started Jun 29 06:19:44 PM PDT 24
Finished Jun 29 06:20:45 PM PDT 24
Peak memory 146800 kb
Host smart-d270751f-9289-4769-bc0c-15615bdfe589
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3571883589 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 274.prim_prince_test.3571883589
Directory /workspace/274.prim_prince_test/latest

Test location /workspace/coverage/default/275.prim_prince_test.1190787660
Short name T321
Test name
Test status
Simulation time 2923361482 ps
CPU time 48.84 seconds
Started Jun 29 06:19:46 PM PDT 24
Finished Jun 29 06:20:47 PM PDT 24
Peak memory 146820 kb
Host smart-a6a949a9-7900-4131-9e0d-8ec9be135dbf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1190787660 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 275.prim_prince_test.1190787660
Directory /workspace/275.prim_prince_test/latest

Test location /workspace/coverage/default/276.prim_prince_test.323084139
Short name T280
Test name
Test status
Simulation time 1981774046 ps
CPU time 34 seconds
Started Jun 29 06:19:49 PM PDT 24
Finished Jun 29 06:20:33 PM PDT 24
Peak memory 146824 kb
Host smart-74105616-87b2-4ca6-b342-3ec46018fdd9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=323084139 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 276.prim_prince_test.323084139
Directory /workspace/276.prim_prince_test/latest

Test location /workspace/coverage/default/277.prim_prince_test.1075228568
Short name T214
Test name
Test status
Simulation time 2246314062 ps
CPU time 38.32 seconds
Started Jun 29 06:19:47 PM PDT 24
Finished Jun 29 06:20:36 PM PDT 24
Peak memory 146796 kb
Host smart-40dd1fc0-81d9-4588-aa27-428c06667b93
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1075228568 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 277.prim_prince_test.1075228568
Directory /workspace/277.prim_prince_test/latest

Test location /workspace/coverage/default/278.prim_prince_test.3198608118
Short name T216
Test name
Test status
Simulation time 3735030620 ps
CPU time 61.79 seconds
Started Jun 29 06:19:43 PM PDT 24
Finished Jun 29 06:21:00 PM PDT 24
Peak memory 146784 kb
Host smart-77759599-46d3-4181-8a09-557c22c924c2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3198608118 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 278.prim_prince_test.3198608118
Directory /workspace/278.prim_prince_test/latest

Test location /workspace/coverage/default/279.prim_prince_test.3919181649
Short name T75
Test name
Test status
Simulation time 3039260850 ps
CPU time 52.4 seconds
Started Jun 29 06:19:46 PM PDT 24
Finished Jun 29 06:20:53 PM PDT 24
Peak memory 146800 kb
Host smart-cdc37e30-8f7a-4639-b5b5-91599c798536
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3919181649 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 279.prim_prince_test.3919181649
Directory /workspace/279.prim_prince_test/latest

Test location /workspace/coverage/default/28.prim_prince_test.216243315
Short name T228
Test name
Test status
Simulation time 1625579774 ps
CPU time 27.39 seconds
Started Jun 29 06:17:46 PM PDT 24
Finished Jun 29 06:18:20 PM PDT 24
Peak memory 146756 kb
Host smart-a8f3ee5c-6b93-4d0d-8ab1-fad09b92acc7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=216243315 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 28.prim_prince_test.216243315
Directory /workspace/28.prim_prince_test/latest

Test location /workspace/coverage/default/280.prim_prince_test.6138573
Short name T385
Test name
Test status
Simulation time 2858605653 ps
CPU time 49.64 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:20:48 PM PDT 24
Peak memory 146800 kb
Host smart-3075ff2d-1e98-44ef-b911-ab0b6b9b36fb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=6138573 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspac
e/coverage/default.vdb -cm_log /dev/null -cm_name 280.prim_prince_test.6138573
Directory /workspace/280.prim_prince_test/latest

Test location /workspace/coverage/default/281.prim_prince_test.865463582
Short name T326
Test name
Test status
Simulation time 1460057092 ps
CPU time 25.62 seconds
Started Jun 29 06:19:49 PM PDT 24
Finished Jun 29 06:20:21 PM PDT 24
Peak memory 146752 kb
Host smart-71f3c25b-35c2-45c4-a7f5-b497396be970
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=865463582 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 281.prim_prince_test.865463582
Directory /workspace/281.prim_prince_test/latest

Test location /workspace/coverage/default/282.prim_prince_test.413984582
Short name T457
Test name
Test status
Simulation time 3554089724 ps
CPU time 61.12 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:21:04 PM PDT 24
Peak memory 146784 kb
Host smart-ff998add-80c8-41b2-8a25-e1c9b8451ef0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=413984582 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 282.prim_prince_test.413984582
Directory /workspace/282.prim_prince_test/latest

Test location /workspace/coverage/default/283.prim_prince_test.494610615
Short name T26
Test name
Test status
Simulation time 3545014417 ps
CPU time 60.39 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:21:04 PM PDT 24
Peak memory 146816 kb
Host smart-3a8585ce-713f-4110-87ad-2e591b12000f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=494610615 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 283.prim_prince_test.494610615
Directory /workspace/283.prim_prince_test/latest

Test location /workspace/coverage/default/284.prim_prince_test.3893379634
Short name T497
Test name
Test status
Simulation time 3543433783 ps
CPU time 61.25 seconds
Started Jun 29 06:19:49 PM PDT 24
Finished Jun 29 06:21:05 PM PDT 24
Peak memory 146800 kb
Host smart-4c177b5a-836d-45d7-b158-cef8c0a0e3ec
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3893379634 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 284.prim_prince_test.3893379634
Directory /workspace/284.prim_prince_test/latest

Test location /workspace/coverage/default/285.prim_prince_test.3914358436
Short name T462
Test name
Test status
Simulation time 3312753531 ps
CPU time 52.88 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:20:50 PM PDT 24
Peak memory 146800 kb
Host smart-48098770-af31-45ed-a2ff-714ae33340b5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3914358436 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 285.prim_prince_test.3914358436
Directory /workspace/285.prim_prince_test/latest

Test location /workspace/coverage/default/286.prim_prince_test.4174546896
Short name T348
Test name
Test status
Simulation time 2739755997 ps
CPU time 46.42 seconds
Started Jun 29 06:19:44 PM PDT 24
Finished Jun 29 06:20:44 PM PDT 24
Peak memory 146800 kb
Host smart-88b012c2-3ab9-4b1e-b07a-18f80eb535a2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4174546896 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 286.prim_prince_test.4174546896
Directory /workspace/286.prim_prince_test/latest

Test location /workspace/coverage/default/287.prim_prince_test.2390729539
Short name T306
Test name
Test status
Simulation time 2551916408 ps
CPU time 42.45 seconds
Started Jun 29 06:19:46 PM PDT 24
Finished Jun 29 06:20:38 PM PDT 24
Peak memory 146764 kb
Host smart-7a09c291-8bc8-43fa-8e36-3fd880b3d9db
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2390729539 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 287.prim_prince_test.2390729539
Directory /workspace/287.prim_prince_test/latest

Test location /workspace/coverage/default/288.prim_prince_test.3774627512
Short name T492
Test name
Test status
Simulation time 1207216356 ps
CPU time 20.97 seconds
Started Jun 29 06:19:44 PM PDT 24
Finished Jun 29 06:20:12 PM PDT 24
Peak memory 146736 kb
Host smart-37402407-b36f-4185-b643-34573dd2c058
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3774627512 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 288.prim_prince_test.3774627512
Directory /workspace/288.prim_prince_test/latest

Test location /workspace/coverage/default/289.prim_prince_test.707333441
Short name T89
Test name
Test status
Simulation time 1769623180 ps
CPU time 30.5 seconds
Started Jun 29 06:19:45 PM PDT 24
Finished Jun 29 06:20:24 PM PDT 24
Peak memory 146744 kb
Host smart-af4d601f-0090-4b88-a0fa-5cdcc1d0e5ec
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=707333441 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 289.prim_prince_test.707333441
Directory /workspace/289.prim_prince_test/latest

Test location /workspace/coverage/default/29.prim_prince_test.2022640192
Short name T201
Test name
Test status
Simulation time 1592095692 ps
CPU time 26.83 seconds
Started Jun 29 06:17:47 PM PDT 24
Finished Jun 29 06:18:20 PM PDT 24
Peak memory 146740 kb
Host smart-d6573502-3350-4d36-a044-199dc3bc0c7f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2022640192 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 29.prim_prince_test.2022640192
Directory /workspace/29.prim_prince_test/latest

Test location /workspace/coverage/default/290.prim_prince_test.216492253
Short name T176
Test name
Test status
Simulation time 2911984508 ps
CPU time 47.47 seconds
Started Jun 29 06:19:46 PM PDT 24
Finished Jun 29 06:20:44 PM PDT 24
Peak memory 146816 kb
Host smart-8505ff67-cf86-4616-bfa4-cef1f491e0be
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=216492253 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 290.prim_prince_test.216492253
Directory /workspace/290.prim_prince_test/latest

Test location /workspace/coverage/default/291.prim_prince_test.312584803
Short name T373
Test name
Test status
Simulation time 842474948 ps
CPU time 13.88 seconds
Started Jun 29 06:19:44 PM PDT 24
Finished Jun 29 06:20:02 PM PDT 24
Peak memory 146704 kb
Host smart-fe55d7ce-ee0d-4270-946c-c3f3a43a1142
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=312584803 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 291.prim_prince_test.312584803
Directory /workspace/291.prim_prince_test/latest

Test location /workspace/coverage/default/292.prim_prince_test.1419045398
Short name T316
Test name
Test status
Simulation time 1149018888 ps
CPU time 19.32 seconds
Started Jun 29 06:19:51 PM PDT 24
Finished Jun 29 06:20:15 PM PDT 24
Peak memory 146736 kb
Host smart-f651598f-cf4b-4ee7-bbcf-dbd1763d555d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1419045398 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 292.prim_prince_test.1419045398
Directory /workspace/292.prim_prince_test/latest

Test location /workspace/coverage/default/293.prim_prince_test.802307682
Short name T296
Test name
Test status
Simulation time 1821574877 ps
CPU time 31.56 seconds
Started Jun 29 06:19:54 PM PDT 24
Finished Jun 29 06:20:33 PM PDT 24
Peak memory 146728 kb
Host smart-704e7261-e2d8-4611-9d69-026b0f967289
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=802307682 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 293.prim_prince_test.802307682
Directory /workspace/293.prim_prince_test/latest

Test location /workspace/coverage/default/294.prim_prince_test.735387391
Short name T15
Test name
Test status
Simulation time 1357208902 ps
CPU time 23.68 seconds
Started Jun 29 06:19:52 PM PDT 24
Finished Jun 29 06:20:23 PM PDT 24
Peak memory 146752 kb
Host smart-4a84356e-bf6e-4a94-8cc7-94269eda4d4a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=735387391 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 294.prim_prince_test.735387391
Directory /workspace/294.prim_prince_test/latest

Test location /workspace/coverage/default/295.prim_prince_test.468917130
Short name T100
Test name
Test status
Simulation time 841262770 ps
CPU time 14.67 seconds
Started Jun 29 06:19:57 PM PDT 24
Finished Jun 29 06:20:16 PM PDT 24
Peak memory 146748 kb
Host smart-1529776a-efcd-407b-bfc1-9ef2939ca828
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=468917130 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 295.prim_prince_test.468917130
Directory /workspace/295.prim_prince_test/latest

Test location /workspace/coverage/default/296.prim_prince_test.3915879204
Short name T477
Test name
Test status
Simulation time 2216404277 ps
CPU time 37.98 seconds
Started Jun 29 06:19:55 PM PDT 24
Finished Jun 29 06:20:43 PM PDT 24
Peak memory 146800 kb
Host smart-e5c931d5-5878-4e8f-adcb-7e1c3efe5e01
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3915879204 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 296.prim_prince_test.3915879204
Directory /workspace/296.prim_prince_test/latest

Test location /workspace/coverage/default/297.prim_prince_test.2667590380
Short name T353
Test name
Test status
Simulation time 1051714896 ps
CPU time 18.6 seconds
Started Jun 29 06:19:52 PM PDT 24
Finished Jun 29 06:20:16 PM PDT 24
Peak memory 146736 kb
Host smart-414c11da-80ee-4a7a-8eee-658963304b9b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2667590380 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 297.prim_prince_test.2667590380
Directory /workspace/297.prim_prince_test/latest

Test location /workspace/coverage/default/298.prim_prince_test.1437480963
Short name T491
Test name
Test status
Simulation time 815946213 ps
CPU time 13.96 seconds
Started Jun 29 06:19:53 PM PDT 24
Finished Jun 29 06:20:10 PM PDT 24
Peak memory 146736 kb
Host smart-96a4cedb-4fc6-4911-be8a-4a51c3e48ba8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1437480963 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 298.prim_prince_test.1437480963
Directory /workspace/298.prim_prince_test/latest

Test location /workspace/coverage/default/299.prim_prince_test.2481378712
Short name T349
Test name
Test status
Simulation time 3100236580 ps
CPU time 53.88 seconds
Started Jun 29 06:19:58 PM PDT 24
Finished Jun 29 06:21:06 PM PDT 24
Peak memory 146796 kb
Host smart-2b1acb0d-3cbd-460c-b3c6-545f5d64c61b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2481378712 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 299.prim_prince_test.2481378712
Directory /workspace/299.prim_prince_test/latest

Test location /workspace/coverage/default/3.prim_prince_test.2291508408
Short name T64
Test name
Test status
Simulation time 3022086374 ps
CPU time 49.42 seconds
Started Jun 29 06:17:45 PM PDT 24
Finished Jun 29 06:18:46 PM PDT 24
Peak memory 146756 kb
Host smart-be6e7766-79d4-4ea8-a1b5-7639492f3f2e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2291508408 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 3.prim_prince_test.2291508408
Directory /workspace/3.prim_prince_test/latest

Test location /workspace/coverage/default/30.prim_prince_test.557823363
Short name T72
Test name
Test status
Simulation time 2217964324 ps
CPU time 37.96 seconds
Started Jun 29 06:17:48 PM PDT 24
Finished Jun 29 06:18:35 PM PDT 24
Peak memory 146784 kb
Host smart-7a3a603e-f0df-4a0a-8f3b-37e204030f30
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=557823363 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 30.prim_prince_test.557823363
Directory /workspace/30.prim_prince_test/latest

Test location /workspace/coverage/default/300.prim_prince_test.25265989
Short name T429
Test name
Test status
Simulation time 2125339456 ps
CPU time 36.89 seconds
Started Jun 29 06:19:58 PM PDT 24
Finished Jun 29 06:20:44 PM PDT 24
Peak memory 146736 kb
Host smart-a74a117f-bca1-49f4-941b-90f5de415100
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=25265989 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 300.prim_prince_test.25265989
Directory /workspace/300.prim_prince_test/latest

Test location /workspace/coverage/default/301.prim_prince_test.229514416
Short name T287
Test name
Test status
Simulation time 3199452938 ps
CPU time 55.79 seconds
Started Jun 29 06:19:57 PM PDT 24
Finished Jun 29 06:21:08 PM PDT 24
Peak memory 146812 kb
Host smart-959b33e8-32fb-4bbf-854d-90260f0c88ce
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=229514416 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 301.prim_prince_test.229514416
Directory /workspace/301.prim_prince_test/latest

Test location /workspace/coverage/default/302.prim_prince_test.2112913379
Short name T434
Test name
Test status
Simulation time 3176086391 ps
CPU time 55.75 seconds
Started Jun 29 06:19:52 PM PDT 24
Finished Jun 29 06:21:04 PM PDT 24
Peak memory 146800 kb
Host smart-55e81df4-8514-41d8-99c9-c9dcb1420a57
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2112913379 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 302.prim_prince_test.2112913379
Directory /workspace/302.prim_prince_test/latest

Test location /workspace/coverage/default/303.prim_prince_test.4316297
Short name T377
Test name
Test status
Simulation time 2598321510 ps
CPU time 44.84 seconds
Started Jun 29 06:19:57 PM PDT 24
Finished Jun 29 06:20:54 PM PDT 24
Peak memory 146800 kb
Host smart-ddc5b620-0786-42ae-a746-fcb0afd4d0e7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4316297 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspac
e/coverage/default.vdb -cm_log /dev/null -cm_name 303.prim_prince_test.4316297
Directory /workspace/303.prim_prince_test/latest

Test location /workspace/coverage/default/304.prim_prince_test.2454178588
Short name T155
Test name
Test status
Simulation time 2166813151 ps
CPU time 36.88 seconds
Started Jun 29 06:19:52 PM PDT 24
Finished Jun 29 06:20:38 PM PDT 24
Peak memory 146800 kb
Host smart-b8b4dd68-869a-4d5d-82c7-ba9b395b0ca9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2454178588 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 304.prim_prince_test.2454178588
Directory /workspace/304.prim_prince_test/latest

Test location /workspace/coverage/default/305.prim_prince_test.3583507582
Short name T317
Test name
Test status
Simulation time 1272046499 ps
CPU time 22.1 seconds
Started Jun 29 06:19:52 PM PDT 24
Finished Jun 29 06:20:19 PM PDT 24
Peak memory 146736 kb
Host smart-5d39ecdb-05e1-41b5-81d3-09978ccd38f3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3583507582 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 305.prim_prince_test.3583507582
Directory /workspace/305.prim_prince_test/latest

Test location /workspace/coverage/default/306.prim_prince_test.4199808594
Short name T90
Test name
Test status
Simulation time 2208377671 ps
CPU time 36.62 seconds
Started Jun 29 06:20:00 PM PDT 24
Finished Jun 29 06:20:45 PM PDT 24
Peak memory 146800 kb
Host smart-e7eee1fc-eb62-4fe7-bfc4-7b07de54eb72
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4199808594 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 306.prim_prince_test.4199808594
Directory /workspace/306.prim_prince_test/latest

Test location /workspace/coverage/default/307.prim_prince_test.3189886911
Short name T281
Test name
Test status
Simulation time 3260695469 ps
CPU time 52.8 seconds
Started Jun 29 06:20:01 PM PDT 24
Finished Jun 29 06:21:04 PM PDT 24
Peak memory 146784 kb
Host smart-5a3d6b96-9a14-44b2-9c8d-fb6effdaf179
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3189886911 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 307.prim_prince_test.3189886911
Directory /workspace/307.prim_prince_test/latest

Test location /workspace/coverage/default/308.prim_prince_test.1281817983
Short name T8
Test name
Test status
Simulation time 1012823916 ps
CPU time 17.41 seconds
Started Jun 29 06:20:01 PM PDT 24
Finished Jun 29 06:20:23 PM PDT 24
Peak memory 146700 kb
Host smart-57e3f46a-61d1-4d4b-b018-58e2b6d8c6df
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1281817983 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 308.prim_prince_test.1281817983
Directory /workspace/308.prim_prince_test/latest

Test location /workspace/coverage/default/309.prim_prince_test.1261402458
Short name T85
Test name
Test status
Simulation time 997090168 ps
CPU time 17.02 seconds
Started Jun 29 06:20:01 PM PDT 24
Finished Jun 29 06:20:22 PM PDT 24
Peak memory 146736 kb
Host smart-f1734ede-88bd-454d-b9b0-e3a6e11e6e04
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1261402458 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 309.prim_prince_test.1261402458
Directory /workspace/309.prim_prince_test/latest

Test location /workspace/coverage/default/31.prim_prince_test.2598459759
Short name T212
Test name
Test status
Simulation time 1892983169 ps
CPU time 33.26 seconds
Started Jun 29 06:17:47 PM PDT 24
Finished Jun 29 06:18:30 PM PDT 24
Peak memory 146756 kb
Host smart-265f1542-bee5-4b50-9c84-394d654f4e7e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2598459759 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 31.prim_prince_test.2598459759
Directory /workspace/31.prim_prince_test/latest

Test location /workspace/coverage/default/310.prim_prince_test.4060490998
Short name T479
Test name
Test status
Simulation time 2357765562 ps
CPU time 40.87 seconds
Started Jun 29 06:20:01 PM PDT 24
Finished Jun 29 06:20:53 PM PDT 24
Peak memory 146792 kb
Host smart-5dc4fe61-0019-4586-a2aa-7061943694b6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4060490998 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 310.prim_prince_test.4060490998
Directory /workspace/310.prim_prince_test/latest

Test location /workspace/coverage/default/311.prim_prince_test.2015224609
Short name T466
Test name
Test status
Simulation time 2965160264 ps
CPU time 50.3 seconds
Started Jun 29 06:20:02 PM PDT 24
Finished Jun 29 06:21:04 PM PDT 24
Peak memory 146744 kb
Host smart-539bb719-6930-47d5-9b66-547a49872618
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2015224609 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 311.prim_prince_test.2015224609
Directory /workspace/311.prim_prince_test/latest

Test location /workspace/coverage/default/312.prim_prince_test.1186429566
Short name T177
Test name
Test status
Simulation time 2835989665 ps
CPU time 48.49 seconds
Started Jun 29 06:20:00 PM PDT 24
Finished Jun 29 06:21:01 PM PDT 24
Peak memory 146800 kb
Host smart-fe9f5142-9d30-442d-ad30-a967cf99e179
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1186429566 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 312.prim_prince_test.1186429566
Directory /workspace/312.prim_prince_test/latest

Test location /workspace/coverage/default/313.prim_prince_test.3667822636
Short name T241
Test name
Test status
Simulation time 1952228011 ps
CPU time 33.83 seconds
Started Jun 29 06:20:05 PM PDT 24
Finished Jun 29 06:20:48 PM PDT 24
Peak memory 146824 kb
Host smart-7c2e4215-ace9-4ac5-a97b-a1b4142ca985
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3667822636 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 313.prim_prince_test.3667822636
Directory /workspace/313.prim_prince_test/latest

Test location /workspace/coverage/default/314.prim_prince_test.4119265873
Short name T94
Test name
Test status
Simulation time 2565109529 ps
CPU time 43.49 seconds
Started Jun 29 06:20:02 PM PDT 24
Finished Jun 29 06:20:56 PM PDT 24
Peak memory 146800 kb
Host smart-7c8bafee-65e1-4c3d-a57e-8cfedf02bf66
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4119265873 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 314.prim_prince_test.4119265873
Directory /workspace/314.prim_prince_test/latest

Test location /workspace/coverage/default/315.prim_prince_test.1223640502
Short name T239
Test name
Test status
Simulation time 862293996 ps
CPU time 15.47 seconds
Started Jun 29 06:20:01 PM PDT 24
Finished Jun 29 06:20:20 PM PDT 24
Peak memory 146736 kb
Host smart-8dabb2b7-0357-49a5-b881-1f7056061f75
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1223640502 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 315.prim_prince_test.1223640502
Directory /workspace/315.prim_prince_test/latest

Test location /workspace/coverage/default/316.prim_prince_test.4197183283
Short name T44
Test name
Test status
Simulation time 2267471610 ps
CPU time 38.17 seconds
Started Jun 29 06:20:01 PM PDT 24
Finished Jun 29 06:20:48 PM PDT 24
Peak memory 146800 kb
Host smart-46cdca02-b742-4144-bdf9-a308bbd2648c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4197183283 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 316.prim_prince_test.4197183283
Directory /workspace/316.prim_prince_test/latest

Test location /workspace/coverage/default/317.prim_prince_test.1641480985
Short name T263
Test name
Test status
Simulation time 2965038925 ps
CPU time 52.28 seconds
Started Jun 29 06:20:01 PM PDT 24
Finished Jun 29 06:21:08 PM PDT 24
Peak memory 146800 kb
Host smart-7e9fe079-7d7a-4423-b7e7-a09ce1f7dcab
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1641480985 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 317.prim_prince_test.1641480985
Directory /workspace/317.prim_prince_test/latest

Test location /workspace/coverage/default/318.prim_prince_test.2358602231
Short name T267
Test name
Test status
Simulation time 2400488257 ps
CPU time 41.34 seconds
Started Jun 29 06:20:01 PM PDT 24
Finished Jun 29 06:20:54 PM PDT 24
Peak memory 146800 kb
Host smart-b412947a-d73f-44ee-9335-953243f07950
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2358602231 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 318.prim_prince_test.2358602231
Directory /workspace/318.prim_prince_test/latest

Test location /workspace/coverage/default/319.prim_prince_test.438100415
Short name T126
Test name
Test status
Simulation time 2796054965 ps
CPU time 47.79 seconds
Started Jun 29 06:20:10 PM PDT 24
Finished Jun 29 06:21:10 PM PDT 24
Peak memory 146816 kb
Host smart-4fe48c40-a2f3-4f8b-acfe-aba443fbc446
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=438100415 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 319.prim_prince_test.438100415
Directory /workspace/319.prim_prince_test/latest

Test location /workspace/coverage/default/32.prim_prince_test.605497659
Short name T182
Test name
Test status
Simulation time 2323909068 ps
CPU time 38.35 seconds
Started Jun 29 06:17:46 PM PDT 24
Finished Jun 29 06:18:33 PM PDT 24
Peak memory 146800 kb
Host smart-a02e9817-3d30-4608-b6c3-fe627ca1bbbf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=605497659 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 32.prim_prince_test.605497659
Directory /workspace/32.prim_prince_test/latest

Test location /workspace/coverage/default/320.prim_prince_test.3051451009
Short name T135
Test name
Test status
Simulation time 1396212488 ps
CPU time 23.53 seconds
Started Jun 29 06:20:09 PM PDT 24
Finished Jun 29 06:20:39 PM PDT 24
Peak memory 146736 kb
Host smart-4e334213-8e98-45ed-b2a5-352d328424ca
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3051451009 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 320.prim_prince_test.3051451009
Directory /workspace/320.prim_prince_test/latest

Test location /workspace/coverage/default/321.prim_prince_test.782817745
Short name T79
Test name
Test status
Simulation time 2196357660 ps
CPU time 37.08 seconds
Started Jun 29 06:20:08 PM PDT 24
Finished Jun 29 06:20:54 PM PDT 24
Peak memory 146816 kb
Host smart-ddbef450-e96d-449c-9ba3-ed50ae652337
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=782817745 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 321.prim_prince_test.782817745
Directory /workspace/321.prim_prince_test/latest

Test location /workspace/coverage/default/322.prim_prince_test.3303303659
Short name T35
Test name
Test status
Simulation time 3163926199 ps
CPU time 52.62 seconds
Started Jun 29 06:20:07 PM PDT 24
Finished Jun 29 06:21:12 PM PDT 24
Peak memory 146800 kb
Host smart-bb8aa580-7f77-45a8-8998-7ff56d61ca5b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3303303659 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 322.prim_prince_test.3303303659
Directory /workspace/322.prim_prince_test/latest

Test location /workspace/coverage/default/323.prim_prince_test.1708119053
Short name T161
Test name
Test status
Simulation time 981083919 ps
CPU time 17.19 seconds
Started Jun 29 06:20:10 PM PDT 24
Finished Jun 29 06:20:32 PM PDT 24
Peak memory 146700 kb
Host smart-22a9703e-f8d4-4eb7-8b38-571570eb88c4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1708119053 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 323.prim_prince_test.1708119053
Directory /workspace/323.prim_prince_test/latest

Test location /workspace/coverage/default/324.prim_prince_test.2894758952
Short name T490
Test name
Test status
Simulation time 2341851695 ps
CPU time 39.06 seconds
Started Jun 29 06:20:08 PM PDT 24
Finished Jun 29 06:20:56 PM PDT 24
Peak memory 146800 kb
Host smart-c41f1ae1-044f-43e0-84eb-0bc7e0d4f43a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2894758952 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 324.prim_prince_test.2894758952
Directory /workspace/324.prim_prince_test/latest

Test location /workspace/coverage/default/325.prim_prince_test.3025162
Short name T185
Test name
Test status
Simulation time 3444988266 ps
CPU time 56.32 seconds
Started Jun 29 06:20:10 PM PDT 24
Finished Jun 29 06:21:18 PM PDT 24
Peak memory 146748 kb
Host smart-a43fa658-ef8a-48e9-a50d-c6af6135a93e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3025162 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspac
e/coverage/default.vdb -cm_log /dev/null -cm_name 325.prim_prince_test.3025162
Directory /workspace/325.prim_prince_test/latest

Test location /workspace/coverage/default/326.prim_prince_test.1630941861
Short name T288
Test name
Test status
Simulation time 3622016368 ps
CPU time 60.18 seconds
Started Jun 29 06:20:10 PM PDT 24
Finished Jun 29 06:21:25 PM PDT 24
Peak memory 146764 kb
Host smart-6cda6c02-7d56-4bb7-8ed8-7b67feeb9e0d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1630941861 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 326.prim_prince_test.1630941861
Directory /workspace/326.prim_prince_test/latest

Test location /workspace/coverage/default/327.prim_prince_test.459389765
Short name T18
Test name
Test status
Simulation time 1164238637 ps
CPU time 20.21 seconds
Started Jun 29 06:20:11 PM PDT 24
Finished Jun 29 06:20:37 PM PDT 24
Peak memory 146752 kb
Host smart-e2bcf96b-aef6-42d6-8aa9-fce381e9f8e4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=459389765 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 327.prim_prince_test.459389765
Directory /workspace/327.prim_prince_test/latest

Test location /workspace/coverage/default/328.prim_prince_test.1260074819
Short name T229
Test name
Test status
Simulation time 2204223975 ps
CPU time 37.06 seconds
Started Jun 29 06:20:08 PM PDT 24
Finished Jun 29 06:20:53 PM PDT 24
Peak memory 146792 kb
Host smart-793935a9-3205-414a-848d-7fda3b8f38b3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1260074819 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 328.prim_prince_test.1260074819
Directory /workspace/328.prim_prince_test/latest

Test location /workspace/coverage/default/329.prim_prince_test.2890739940
Short name T488
Test name
Test status
Simulation time 1523998002 ps
CPU time 25.61 seconds
Started Jun 29 06:20:08 PM PDT 24
Finished Jun 29 06:20:40 PM PDT 24
Peak memory 146740 kb
Host smart-4260b7e0-1802-4ba7-a7dd-209389ed5918
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2890739940 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 329.prim_prince_test.2890739940
Directory /workspace/329.prim_prince_test/latest

Test location /workspace/coverage/default/33.prim_prince_test.1741546578
Short name T30
Test name
Test status
Simulation time 3140299196 ps
CPU time 52.06 seconds
Started Jun 29 06:17:57 PM PDT 24
Finished Jun 29 06:19:02 PM PDT 24
Peak memory 146832 kb
Host smart-7c1d333a-c517-4a01-8f38-ba2f49273fe9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1741546578 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 33.prim_prince_test.1741546578
Directory /workspace/33.prim_prince_test/latest

Test location /workspace/coverage/default/330.prim_prince_test.729383701
Short name T276
Test name
Test status
Simulation time 3316284870 ps
CPU time 57.66 seconds
Started Jun 29 06:20:13 PM PDT 24
Finished Jun 29 06:21:26 PM PDT 24
Peak memory 146788 kb
Host smart-e64aa27d-5cb7-4c3f-8612-5741eb71ab95
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=729383701 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 330.prim_prince_test.729383701
Directory /workspace/330.prim_prince_test/latest

Test location /workspace/coverage/default/331.prim_prince_test.1473090020
Short name T224
Test name
Test status
Simulation time 3232419201 ps
CPU time 53.46 seconds
Started Jun 29 06:20:10 PM PDT 24
Finished Jun 29 06:21:16 PM PDT 24
Peak memory 146780 kb
Host smart-d9cbe743-5a89-4bd5-84ac-6c4273deaf9d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1473090020 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 331.prim_prince_test.1473090020
Directory /workspace/331.prim_prince_test/latest

Test location /workspace/coverage/default/332.prim_prince_test.3207076888
Short name T426
Test name
Test status
Simulation time 1526898030 ps
CPU time 25.08 seconds
Started Jun 29 06:20:10 PM PDT 24
Finished Jun 29 06:20:41 PM PDT 24
Peak memory 146716 kb
Host smart-53be573e-be97-40dc-aa2c-7e87f2776b6d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3207076888 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 332.prim_prince_test.3207076888
Directory /workspace/332.prim_prince_test/latest

Test location /workspace/coverage/default/333.prim_prince_test.1607934654
Short name T1
Test name
Test status
Simulation time 2100599826 ps
CPU time 36.3 seconds
Started Jun 29 06:20:09 PM PDT 24
Finished Jun 29 06:20:55 PM PDT 24
Peak memory 146736 kb
Host smart-e2af5786-9978-4957-8076-a3aa46b10b39
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1607934654 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 333.prim_prince_test.1607934654
Directory /workspace/333.prim_prince_test/latest

Test location /workspace/coverage/default/334.prim_prince_test.780391198
Short name T414
Test name
Test status
Simulation time 3231112169 ps
CPU time 54.79 seconds
Started Jun 29 06:20:08 PM PDT 24
Finished Jun 29 06:21:16 PM PDT 24
Peak memory 146816 kb
Host smart-9ff0c2fb-e5ec-4aa2-8866-c29b68db1064
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=780391198 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 334.prim_prince_test.780391198
Directory /workspace/334.prim_prince_test/latest

Test location /workspace/coverage/default/335.prim_prince_test.2341060527
Short name T271
Test name
Test status
Simulation time 3108838842 ps
CPU time 53.77 seconds
Started Jun 29 06:20:08 PM PDT 24
Finished Jun 29 06:21:16 PM PDT 24
Peak memory 146800 kb
Host smart-2e70bed9-6044-4f95-b746-e97791e7cb2f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2341060527 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 335.prim_prince_test.2341060527
Directory /workspace/335.prim_prince_test/latest

Test location /workspace/coverage/default/336.prim_prince_test.4025144390
Short name T398
Test name
Test status
Simulation time 3292390402 ps
CPU time 53.78 seconds
Started Jun 29 06:20:23 PM PDT 24
Finished Jun 29 06:21:28 PM PDT 24
Peak memory 146752 kb
Host smart-453745f0-a067-4c85-ab3e-842bfc80157a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4025144390 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 336.prim_prince_test.4025144390
Directory /workspace/336.prim_prince_test/latest

Test location /workspace/coverage/default/337.prim_prince_test.4043536280
Short name T402
Test name
Test status
Simulation time 2411146602 ps
CPU time 40.67 seconds
Started Jun 29 06:20:22 PM PDT 24
Finished Jun 29 06:21:14 PM PDT 24
Peak memory 146800 kb
Host smart-fe1f344f-3729-4573-b1c5-b661741cad3c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4043536280 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 337.prim_prince_test.4043536280
Directory /workspace/337.prim_prince_test/latest

Test location /workspace/coverage/default/338.prim_prince_test.1947602612
Short name T494
Test name
Test status
Simulation time 1648310126 ps
CPU time 27.77 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:20:56 PM PDT 24
Peak memory 146736 kb
Host smart-f636b0c7-a291-40af-8466-3cca662b3876
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1947602612 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 338.prim_prince_test.1947602612
Directory /workspace/338.prim_prince_test/latest

Test location /workspace/coverage/default/339.prim_prince_test.2430855809
Short name T439
Test name
Test status
Simulation time 2002019692 ps
CPU time 33.31 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:21:03 PM PDT 24
Peak memory 146720 kb
Host smart-1167173d-a9b1-4171-8a9d-1ca7df7b8576
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2430855809 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 339.prim_prince_test.2430855809
Directory /workspace/339.prim_prince_test/latest

Test location /workspace/coverage/default/34.prim_prince_test.3797454427
Short name T484
Test name
Test status
Simulation time 1608361160 ps
CPU time 27.65 seconds
Started Jun 29 06:17:58 PM PDT 24
Finished Jun 29 06:18:34 PM PDT 24
Peak memory 146760 kb
Host smart-4ef5cb54-3c36-49d5-91a6-2d8f4ab1a386
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3797454427 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 34.prim_prince_test.3797454427
Directory /workspace/34.prim_prince_test/latest

Test location /workspace/coverage/default/340.prim_prince_test.1723178879
Short name T149
Test name
Test status
Simulation time 2214096765 ps
CPU time 36.05 seconds
Started Jun 29 06:20:25 PM PDT 24
Finished Jun 29 06:21:09 PM PDT 24
Peak memory 146752 kb
Host smart-bedd54b4-6491-48af-b8b6-66a654125130
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1723178879 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 340.prim_prince_test.1723178879
Directory /workspace/340.prim_prince_test/latest

Test location /workspace/coverage/default/341.prim_prince_test.1934989993
Short name T261
Test name
Test status
Simulation time 3468861564 ps
CPU time 58.12 seconds
Started Jun 29 06:20:22 PM PDT 24
Finished Jun 29 06:21:34 PM PDT 24
Peak memory 146744 kb
Host smart-51bee3a2-766b-47b3-84c9-af817e06923d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1934989993 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 341.prim_prince_test.1934989993
Directory /workspace/341.prim_prince_test/latest

Test location /workspace/coverage/default/342.prim_prince_test.926635614
Short name T420
Test name
Test status
Simulation time 2631352112 ps
CPU time 45.33 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:21:18 PM PDT 24
Peak memory 146780 kb
Host smart-13144a78-11eb-4120-871e-645cc0d850eb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=926635614 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 342.prim_prince_test.926635614
Directory /workspace/342.prim_prince_test/latest

Test location /workspace/coverage/default/343.prim_prince_test.2639785089
Short name T207
Test name
Test status
Simulation time 2253031923 ps
CPU time 36.9 seconds
Started Jun 29 06:20:20 PM PDT 24
Finished Jun 29 06:21:05 PM PDT 24
Peak memory 146800 kb
Host smart-9b415cb8-69fd-4c65-9294-44033ac12eca
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2639785089 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 343.prim_prince_test.2639785089
Directory /workspace/343.prim_prince_test/latest

Test location /workspace/coverage/default/344.prim_prince_test.371126630
Short name T143
Test name
Test status
Simulation time 1228250932 ps
CPU time 21.66 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:20:49 PM PDT 24
Peak memory 146728 kb
Host smart-ca956b5b-78f9-4efc-953b-a4d7b1c4d40e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=371126630 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 344.prim_prince_test.371126630
Directory /workspace/344.prim_prince_test/latest

Test location /workspace/coverage/default/345.prim_prince_test.305634168
Short name T294
Test name
Test status
Simulation time 1048919559 ps
CPU time 18.42 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:20:46 PM PDT 24
Peak memory 146716 kb
Host smart-d39da129-c7ec-421e-9463-beeba43f1a07
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=305634168 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 345.prim_prince_test.305634168
Directory /workspace/345.prim_prince_test/latest

Test location /workspace/coverage/default/346.prim_prince_test.4176084713
Short name T132
Test name
Test status
Simulation time 1013858404 ps
CPU time 17.82 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:20:44 PM PDT 24
Peak memory 146736 kb
Host smart-97ea63d3-4e55-491e-be71-ec85fcf38c04
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4176084713 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 346.prim_prince_test.4176084713
Directory /workspace/346.prim_prince_test/latest

Test location /workspace/coverage/default/347.prim_prince_test.1508249861
Short name T285
Test name
Test status
Simulation time 2795519112 ps
CPU time 48.42 seconds
Started Jun 29 06:20:24 PM PDT 24
Finished Jun 29 06:21:25 PM PDT 24
Peak memory 146800 kb
Host smart-63c54a9b-478f-4f05-97e0-ed8a71ebd974
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1508249861 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 347.prim_prince_test.1508249861
Directory /workspace/347.prim_prince_test/latest

Test location /workspace/coverage/default/348.prim_prince_test.4290640146
Short name T250
Test name
Test status
Simulation time 806197133 ps
CPU time 14.18 seconds
Started Jun 29 06:20:19 PM PDT 24
Finished Jun 29 06:20:37 PM PDT 24
Peak memory 146736 kb
Host smart-0f3afee8-e75e-47a1-b4d8-764014f701ea
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4290640146 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 348.prim_prince_test.4290640146
Directory /workspace/348.prim_prince_test/latest

Test location /workspace/coverage/default/349.prim_prince_test.949599014
Short name T196
Test name
Test status
Simulation time 1347393212 ps
CPU time 23.7 seconds
Started Jun 29 06:20:22 PM PDT 24
Finished Jun 29 06:20:53 PM PDT 24
Peak memory 146752 kb
Host smart-d46ce6a2-d83b-4e1c-9246-39248f4fa12c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=949599014 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 349.prim_prince_test.949599014
Directory /workspace/349.prim_prince_test/latest

Test location /workspace/coverage/default/35.prim_prince_test.4068246803
Short name T12
Test name
Test status
Simulation time 970817493 ps
CPU time 15.97 seconds
Started Jun 29 06:17:56 PM PDT 24
Finished Jun 29 06:18:17 PM PDT 24
Peak memory 146756 kb
Host smart-b8f5f853-1f54-425a-86a4-5e7df2bb8f5b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4068246803 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 35.prim_prince_test.4068246803
Directory /workspace/35.prim_prince_test/latest

Test location /workspace/coverage/default/350.prim_prince_test.3259878842
Short name T256
Test name
Test status
Simulation time 3147744212 ps
CPU time 55 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:21:32 PM PDT 24
Peak memory 146800 kb
Host smart-ea8b5444-46c5-49ea-a6ad-da53d98aa032
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3259878842 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 350.prim_prince_test.3259878842
Directory /workspace/350.prim_prince_test/latest

Test location /workspace/coverage/default/351.prim_prince_test.4004414588
Short name T378
Test name
Test status
Simulation time 2255788287 ps
CPU time 37.28 seconds
Started Jun 29 06:20:20 PM PDT 24
Finished Jun 29 06:21:06 PM PDT 24
Peak memory 146800 kb
Host smart-eff64371-41e5-45d9-be1f-e56a75a59f0d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4004414588 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 351.prim_prince_test.4004414588
Directory /workspace/351.prim_prince_test/latest

Test location /workspace/coverage/default/352.prim_prince_test.2345514858
Short name T314
Test name
Test status
Simulation time 2887861998 ps
CPU time 50.07 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:21:27 PM PDT 24
Peak memory 146800 kb
Host smart-651875d2-8619-4d81-a2ac-8a247fd5e4d6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2345514858 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 352.prim_prince_test.2345514858
Directory /workspace/352.prim_prince_test/latest

Test location /workspace/coverage/default/353.prim_prince_test.2298751975
Short name T396
Test name
Test status
Simulation time 1961951910 ps
CPU time 33.67 seconds
Started Jun 29 06:20:24 PM PDT 24
Finished Jun 29 06:21:07 PM PDT 24
Peak memory 146736 kb
Host smart-90a3f666-7662-4cd7-8755-52fc8e3376aa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2298751975 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 353.prim_prince_test.2298751975
Directory /workspace/353.prim_prince_test/latest

Test location /workspace/coverage/default/354.prim_prince_test.4082350895
Short name T112
Test name
Test status
Simulation time 2590166617 ps
CPU time 43.2 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:21:15 PM PDT 24
Peak memory 146800 kb
Host smart-2a0141d8-cb7f-4aae-9f68-73164edcbc8a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4082350895 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 354.prim_prince_test.4082350895
Directory /workspace/354.prim_prince_test/latest

Test location /workspace/coverage/default/355.prim_prince_test.1093857868
Short name T365
Test name
Test status
Simulation time 1063923523 ps
CPU time 18.51 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:20:45 PM PDT 24
Peak memory 146736 kb
Host smart-0ea416a9-2b12-41c2-886c-158c99dc4f87
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1093857868 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 355.prim_prince_test.1093857868
Directory /workspace/355.prim_prince_test/latest

Test location /workspace/coverage/default/356.prim_prince_test.1954032231
Short name T482
Test name
Test status
Simulation time 2198962116 ps
CPU time 36.48 seconds
Started Jun 29 06:20:20 PM PDT 24
Finished Jun 29 06:21:05 PM PDT 24
Peak memory 146784 kb
Host smart-ee98fe9f-8630-45b3-b0f0-01dda1741f1b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1954032231 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 356.prim_prince_test.1954032231
Directory /workspace/356.prim_prince_test/latest

Test location /workspace/coverage/default/357.prim_prince_test.598178859
Short name T245
Test name
Test status
Simulation time 3377750223 ps
CPU time 57.58 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:21:33 PM PDT 24
Peak memory 146804 kb
Host smart-2a7bfb58-0e3c-493a-8cb8-5b316a643876
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=598178859 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 357.prim_prince_test.598178859
Directory /workspace/357.prim_prince_test/latest

Test location /workspace/coverage/default/358.prim_prince_test.2887829009
Short name T473
Test name
Test status
Simulation time 2637772267 ps
CPU time 44.47 seconds
Started Jun 29 06:20:22 PM PDT 24
Finished Jun 29 06:21:17 PM PDT 24
Peak memory 146800 kb
Host smart-899a0a05-3a36-4943-bafd-7797d1c160ed
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2887829009 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 358.prim_prince_test.2887829009
Directory /workspace/358.prim_prince_test/latest

Test location /workspace/coverage/default/359.prim_prince_test.761664978
Short name T357
Test name
Test status
Simulation time 963222691 ps
CPU time 16.99 seconds
Started Jun 29 06:20:25 PM PDT 24
Finished Jun 29 06:20:47 PM PDT 24
Peak memory 146748 kb
Host smart-b137366c-47ec-4f1b-bcc7-db55cee3afdc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=761664978 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 359.prim_prince_test.761664978
Directory /workspace/359.prim_prince_test/latest

Test location /workspace/coverage/default/36.prim_prince_test.4152184844
Short name T169
Test name
Test status
Simulation time 3533186404 ps
CPU time 59.79 seconds
Started Jun 29 06:17:58 PM PDT 24
Finished Jun 29 06:19:12 PM PDT 24
Peak memory 146820 kb
Host smart-7c77646d-2444-45ef-9cf4-bbda6fcadca5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4152184844 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 36.prim_prince_test.4152184844
Directory /workspace/36.prim_prince_test/latest

Test location /workspace/coverage/default/360.prim_prince_test.3134396907
Short name T389
Test name
Test status
Simulation time 3684847142 ps
CPU time 63.41 seconds
Started Jun 29 06:20:21 PM PDT 24
Finished Jun 29 06:21:42 PM PDT 24
Peak memory 146792 kb
Host smart-0968345c-3c79-4d3b-be0d-84687bef1918
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3134396907 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 360.prim_prince_test.3134396907
Directory /workspace/360.prim_prince_test/latest

Test location /workspace/coverage/default/361.prim_prince_test.1296013181
Short name T303
Test name
Test status
Simulation time 2965766622 ps
CPU time 51.15 seconds
Started Jun 29 06:20:20 PM PDT 24
Finished Jun 29 06:21:24 PM PDT 24
Peak memory 146800 kb
Host smart-fff9767a-2ccb-4468-a1d7-ffc10b3e53e9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1296013181 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 361.prim_prince_test.1296013181
Directory /workspace/361.prim_prince_test/latest

Test location /workspace/coverage/default/362.prim_prince_test.3339257065
Short name T167
Test name
Test status
Simulation time 2257589104 ps
CPU time 39.27 seconds
Started Jun 29 06:20:31 PM PDT 24
Finished Jun 29 06:21:21 PM PDT 24
Peak memory 146800 kb
Host smart-cc99da00-d3df-4811-b1f5-0b915b5c554e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3339257065 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 362.prim_prince_test.3339257065
Directory /workspace/362.prim_prince_test/latest

Test location /workspace/coverage/default/363.prim_prince_test.2100809500
Short name T351
Test name
Test status
Simulation time 1482752620 ps
CPU time 25.01 seconds
Started Jun 29 06:20:29 PM PDT 24
Finished Jun 29 06:21:00 PM PDT 24
Peak memory 146736 kb
Host smart-934c2ee5-4742-4746-b065-0f89dc7d540a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2100809500 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 363.prim_prince_test.2100809500
Directory /workspace/363.prim_prince_test/latest

Test location /workspace/coverage/default/364.prim_prince_test.982509925
Short name T107
Test name
Test status
Simulation time 2794929564 ps
CPU time 45.85 seconds
Started Jun 29 06:20:32 PM PDT 24
Finished Jun 29 06:21:28 PM PDT 24
Peak memory 146768 kb
Host smart-d629c54b-0ca0-4dda-9f45-ae03519ad6d7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=982509925 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 364.prim_prince_test.982509925
Directory /workspace/364.prim_prince_test/latest

Test location /workspace/coverage/default/365.prim_prince_test.2623365636
Short name T242
Test name
Test status
Simulation time 1496315217 ps
CPU time 25.87 seconds
Started Jun 29 06:20:30 PM PDT 24
Finished Jun 29 06:21:02 PM PDT 24
Peak memory 146736 kb
Host smart-94c284d6-6eaf-4d13-bd47-91720ee412ad
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2623365636 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 365.prim_prince_test.2623365636
Directory /workspace/365.prim_prince_test/latest

Test location /workspace/coverage/default/366.prim_prince_test.3447990615
Short name T465
Test name
Test status
Simulation time 3345240183 ps
CPU time 56.73 seconds
Started Jun 29 06:20:29 PM PDT 24
Finished Jun 29 06:21:38 PM PDT 24
Peak memory 146792 kb
Host smart-9ee8619b-1d0e-4b21-ac32-0e0644baf7fa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3447990615 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 366.prim_prince_test.3447990615
Directory /workspace/366.prim_prince_test/latest

Test location /workspace/coverage/default/367.prim_prince_test.2120514278
Short name T235
Test name
Test status
Simulation time 1935189861 ps
CPU time 31.9 seconds
Started Jun 29 06:20:32 PM PDT 24
Finished Jun 29 06:21:11 PM PDT 24
Peak memory 146688 kb
Host smart-033cd05e-6567-4b79-85db-cc95fe0a4b8f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2120514278 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 367.prim_prince_test.2120514278
Directory /workspace/367.prim_prince_test/latest

Test location /workspace/coverage/default/368.prim_prince_test.955966774
Short name T227
Test name
Test status
Simulation time 1343318351 ps
CPU time 23.14 seconds
Started Jun 29 06:20:31 PM PDT 24
Finished Jun 29 06:21:01 PM PDT 24
Peak memory 146752 kb
Host smart-929d1577-1842-4f7c-8ac4-f2d4853e6624
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=955966774 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 368.prim_prince_test.955966774
Directory /workspace/368.prim_prince_test/latest

Test location /workspace/coverage/default/369.prim_prince_test.2153269516
Short name T421
Test name
Test status
Simulation time 3055971445 ps
CPU time 50.91 seconds
Started Jun 29 06:20:30 PM PDT 24
Finished Jun 29 06:21:32 PM PDT 24
Peak memory 146784 kb
Host smart-702b5795-7987-45b6-983b-5903a3e8140c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2153269516 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 369.prim_prince_test.2153269516
Directory /workspace/369.prim_prince_test/latest

Test location /workspace/coverage/default/37.prim_prince_test.2810487886
Short name T70
Test name
Test status
Simulation time 1530561309 ps
CPU time 25.74 seconds
Started Jun 29 06:17:58 PM PDT 24
Finished Jun 29 06:18:31 PM PDT 24
Peak memory 146756 kb
Host smart-4da80bcb-5641-48bf-ac0d-b646bc236f64
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2810487886 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 37.prim_prince_test.2810487886
Directory /workspace/37.prim_prince_test/latest

Test location /workspace/coverage/default/370.prim_prince_test.1566653139
Short name T417
Test name
Test status
Simulation time 3161333023 ps
CPU time 53.76 seconds
Started Jun 29 06:20:30 PM PDT 24
Finished Jun 29 06:21:36 PM PDT 24
Peak memory 146780 kb
Host smart-5931da0f-6215-4a32-809d-4038a02521ed
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1566653139 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 370.prim_prince_test.1566653139
Directory /workspace/370.prim_prince_test/latest

Test location /workspace/coverage/default/371.prim_prince_test.2610089864
Short name T441
Test name
Test status
Simulation time 2612181106 ps
CPU time 44.27 seconds
Started Jun 29 06:20:28 PM PDT 24
Finished Jun 29 06:21:24 PM PDT 24
Peak memory 146800 kb
Host smart-34943e69-8614-47b3-8acb-33dd3f01a429
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2610089864 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 371.prim_prince_test.2610089864
Directory /workspace/371.prim_prince_test/latest

Test location /workspace/coverage/default/372.prim_prince_test.420100428
Short name T383
Test name
Test status
Simulation time 3363472648 ps
CPU time 58.16 seconds
Started Jun 29 06:20:29 PM PDT 24
Finished Jun 29 06:21:42 PM PDT 24
Peak memory 146816 kb
Host smart-dc08b48f-6ad2-4575-8282-3d349853f73d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=420100428 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 372.prim_prince_test.420100428
Directory /workspace/372.prim_prince_test/latest

Test location /workspace/coverage/default/373.prim_prince_test.2533993077
Short name T151
Test name
Test status
Simulation time 3533941304 ps
CPU time 61.57 seconds
Started Jun 29 06:20:29 PM PDT 24
Finished Jun 29 06:21:47 PM PDT 24
Peak memory 146800 kb
Host smart-13a84446-1367-4835-bf57-c05b05c01474
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2533993077 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 373.prim_prince_test.2533993077
Directory /workspace/373.prim_prince_test/latest

Test location /workspace/coverage/default/374.prim_prince_test.2151415755
Short name T102
Test name
Test status
Simulation time 3006772798 ps
CPU time 52.14 seconds
Started Jun 29 06:20:30 PM PDT 24
Finished Jun 29 06:21:37 PM PDT 24
Peak memory 146800 kb
Host smart-1e57e1d1-ba6c-4b3f-a0cc-f00759d911e2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2151415755 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 374.prim_prince_test.2151415755
Directory /workspace/374.prim_prince_test/latest

Test location /workspace/coverage/default/375.prim_prince_test.4091874107
Short name T116
Test name
Test status
Simulation time 3298667000 ps
CPU time 54.96 seconds
Started Jun 29 06:20:30 PM PDT 24
Finished Jun 29 06:21:38 PM PDT 24
Peak memory 146800 kb
Host smart-a7a56afe-bbb9-423a-8c5f-0da59a45596f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4091874107 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 375.prim_prince_test.4091874107
Directory /workspace/375.prim_prince_test/latest

Test location /workspace/coverage/default/376.prim_prince_test.321110878
Short name T487
Test name
Test status
Simulation time 1474539279 ps
CPU time 24.88 seconds
Started Jun 29 06:20:32 PM PDT 24
Finished Jun 29 06:21:03 PM PDT 24
Peak memory 146704 kb
Host smart-74726979-ceef-4890-bea0-89126f87f85b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=321110878 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 376.prim_prince_test.321110878
Directory /workspace/376.prim_prince_test/latest

Test location /workspace/coverage/default/377.prim_prince_test.4258700891
Short name T111
Test name
Test status
Simulation time 1500232031 ps
CPU time 26.02 seconds
Started Jun 29 06:20:29 PM PDT 24
Finished Jun 29 06:21:01 PM PDT 24
Peak memory 146736 kb
Host smart-cff041cf-1f3b-4fc7-b285-04a6027be1f8
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4258700891 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 377.prim_prince_test.4258700891
Directory /workspace/377.prim_prince_test/latest

Test location /workspace/coverage/default/378.prim_prince_test.2422032014
Short name T222
Test name
Test status
Simulation time 1075971014 ps
CPU time 18.76 seconds
Started Jun 29 06:20:30 PM PDT 24
Finished Jun 29 06:20:54 PM PDT 24
Peak memory 146700 kb
Host smart-f9ba7bbf-78e3-4c6d-b408-8552f011961d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2422032014 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 378.prim_prince_test.2422032014
Directory /workspace/378.prim_prince_test/latest

Test location /workspace/coverage/default/379.prim_prince_test.1296003854
Short name T194
Test name
Test status
Simulation time 2644276156 ps
CPU time 44.81 seconds
Started Jun 29 06:20:31 PM PDT 24
Finished Jun 29 06:21:27 PM PDT 24
Peak memory 146764 kb
Host smart-1b1bd704-3ec6-461b-bc08-2b2f6295eff3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1296003854 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 379.prim_prince_test.1296003854
Directory /workspace/379.prim_prince_test/latest

Test location /workspace/coverage/default/38.prim_prince_test.1560813672
Short name T368
Test name
Test status
Simulation time 1710109997 ps
CPU time 28.72 seconds
Started Jun 29 06:17:57 PM PDT 24
Finished Jun 29 06:18:35 PM PDT 24
Peak memory 146760 kb
Host smart-ee99d233-097a-4335-b567-0f9654d0886f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1560813672 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 38.prim_prince_test.1560813672
Directory /workspace/38.prim_prince_test/latest

Test location /workspace/coverage/default/380.prim_prince_test.3273040156
Short name T150
Test name
Test status
Simulation time 1445996252 ps
CPU time 25.18 seconds
Started Jun 29 06:20:31 PM PDT 24
Finished Jun 29 06:21:02 PM PDT 24
Peak memory 146736 kb
Host smart-7eaae92c-0a8f-4c51-92db-765317499a20
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3273040156 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 380.prim_prince_test.3273040156
Directory /workspace/380.prim_prince_test/latest

Test location /workspace/coverage/default/381.prim_prince_test.31989621
Short name T354
Test name
Test status
Simulation time 1254948856 ps
CPU time 21.33 seconds
Started Jun 29 06:20:30 PM PDT 24
Finished Jun 29 06:20:57 PM PDT 24
Peak memory 146740 kb
Host smart-b6a22fc0-fff5-4eff-a352-49e2e65b8ff1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=31989621 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 381.prim_prince_test.31989621
Directory /workspace/381.prim_prince_test/latest

Test location /workspace/coverage/default/382.prim_prince_test.2804281846
Short name T113
Test name
Test status
Simulation time 985409341 ps
CPU time 16.7 seconds
Started Jun 29 06:20:30 PM PDT 24
Finished Jun 29 06:20:51 PM PDT 24
Peak memory 146736 kb
Host smart-3eed4a38-8785-4566-b2c5-60931a5f038f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2804281846 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 382.prim_prince_test.2804281846
Directory /workspace/382.prim_prince_test/latest

Test location /workspace/coverage/default/383.prim_prince_test.1146876003
Short name T181
Test name
Test status
Simulation time 3534619790 ps
CPU time 58.81 seconds
Started Jun 29 06:20:31 PM PDT 24
Finished Jun 29 06:21:44 PM PDT 24
Peak memory 146764 kb
Host smart-782c5839-52f5-436b-bbd6-2a6e2e4d5841
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1146876003 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 383.prim_prince_test.1146876003
Directory /workspace/383.prim_prince_test/latest

Test location /workspace/coverage/default/384.prim_prince_test.4273360120
Short name T346
Test name
Test status
Simulation time 3168544721 ps
CPU time 54.42 seconds
Started Jun 29 06:20:31 PM PDT 24
Finished Jun 29 06:21:40 PM PDT 24
Peak memory 146800 kb
Host smart-8a2f3883-5e42-46bf-807c-43249badfd05
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4273360120 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 384.prim_prince_test.4273360120
Directory /workspace/384.prim_prince_test/latest

Test location /workspace/coverage/default/385.prim_prince_test.695135102
Short name T131
Test name
Test status
Simulation time 1094746134 ps
CPU time 19.08 seconds
Started Jun 29 06:20:30 PM PDT 24
Finished Jun 29 06:20:54 PM PDT 24
Peak memory 146752 kb
Host smart-1b886407-644a-46b5-9e58-ce5498742538
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=695135102 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 385.prim_prince_test.695135102
Directory /workspace/385.prim_prince_test/latest

Test location /workspace/coverage/default/386.prim_prince_test.2489260136
Short name T309
Test name
Test status
Simulation time 2844925230 ps
CPU time 47.85 seconds
Started Jun 29 06:20:39 PM PDT 24
Finished Jun 29 06:21:39 PM PDT 24
Peak memory 146800 kb
Host smart-c89dda5a-b53c-4a05-aab3-90b3b82fd770
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2489260136 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 386.prim_prince_test.2489260136
Directory /workspace/386.prim_prince_test/latest

Test location /workspace/coverage/default/387.prim_prince_test.2626464025
Short name T25
Test name
Test status
Simulation time 2031422819 ps
CPU time 34.44 seconds
Started Jun 29 06:20:37 PM PDT 24
Finished Jun 29 06:21:20 PM PDT 24
Peak memory 146736 kb
Host smart-294d0f65-3f87-4ec4-9b21-146e6a47fcf9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2626464025 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 387.prim_prince_test.2626464025
Directory /workspace/387.prim_prince_test/latest

Test location /workspace/coverage/default/388.prim_prince_test.3817757571
Short name T164
Test name
Test status
Simulation time 2932387012 ps
CPU time 48.58 seconds
Started Jun 29 06:20:40 PM PDT 24
Finished Jun 29 06:21:40 PM PDT 24
Peak memory 146800 kb
Host smart-d9433097-fff6-4966-922e-ac44d2baf99b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3817757571 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 388.prim_prince_test.3817757571
Directory /workspace/388.prim_prince_test/latest

Test location /workspace/coverage/default/389.prim_prince_test.939329665
Short name T27
Test name
Test status
Simulation time 2545106089 ps
CPU time 42 seconds
Started Jun 29 06:20:37 PM PDT 24
Finished Jun 29 06:21:29 PM PDT 24
Peak memory 146816 kb
Host smart-c338550a-b2c8-4a64-87ca-451bc7202297
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=939329665 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 389.prim_prince_test.939329665
Directory /workspace/389.prim_prince_test/latest

Test location /workspace/coverage/default/39.prim_prince_test.207077152
Short name T156
Test name
Test status
Simulation time 1966207480 ps
CPU time 33.83 seconds
Started Jun 29 06:17:56 PM PDT 24
Finished Jun 29 06:18:39 PM PDT 24
Peak memory 146736 kb
Host smart-58ec57e9-d1a9-43bc-aa98-5eca24743315
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=207077152 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 39.prim_prince_test.207077152
Directory /workspace/39.prim_prince_test/latest

Test location /workspace/coverage/default/390.prim_prince_test.4259925971
Short name T298
Test name
Test status
Simulation time 3366622833 ps
CPU time 57.07 seconds
Started Jun 29 06:20:39 PM PDT 24
Finished Jun 29 06:21:49 PM PDT 24
Peak memory 146764 kb
Host smart-e5788e9c-4538-4630-81aa-a392baef4a7f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4259925971 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 390.prim_prince_test.4259925971
Directory /workspace/390.prim_prince_test/latest

Test location /workspace/coverage/default/391.prim_prince_test.3817098687
Short name T234
Test name
Test status
Simulation time 2546256015 ps
CPU time 42.26 seconds
Started Jun 29 06:20:38 PM PDT 24
Finished Jun 29 06:21:30 PM PDT 24
Peak memory 146800 kb
Host smart-afde50a5-89c9-41a3-a00c-cf91d51b0cc5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3817098687 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 391.prim_prince_test.3817098687
Directory /workspace/391.prim_prince_test/latest

Test location /workspace/coverage/default/392.prim_prince_test.3399041908
Short name T359
Test name
Test status
Simulation time 955598294 ps
CPU time 16.51 seconds
Started Jun 29 06:20:38 PM PDT 24
Finished Jun 29 06:20:59 PM PDT 24
Peak memory 146728 kb
Host smart-39003e33-e09a-405e-b112-bd0618410b85
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3399041908 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 392.prim_prince_test.3399041908
Directory /workspace/392.prim_prince_test/latest

Test location /workspace/coverage/default/393.prim_prince_test.982937913
Short name T344
Test name
Test status
Simulation time 2575106776 ps
CPU time 41.73 seconds
Started Jun 29 06:20:39 PM PDT 24
Finished Jun 29 06:21:30 PM PDT 24
Peak memory 146768 kb
Host smart-8eda05b5-1234-46d3-b0ae-4922ac9b7c2c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=982937913 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 393.prim_prince_test.982937913
Directory /workspace/393.prim_prince_test/latest

Test location /workspace/coverage/default/394.prim_prince_test.957673240
Short name T192
Test name
Test status
Simulation time 3627515191 ps
CPU time 62.65 seconds
Started Jun 29 06:20:39 PM PDT 24
Finished Jun 29 06:21:58 PM PDT 24
Peak memory 146888 kb
Host smart-481110f2-db0c-48a8-808e-ab7461688d04
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=957673240 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 394.prim_prince_test.957673240
Directory /workspace/394.prim_prince_test/latest

Test location /workspace/coverage/default/395.prim_prince_test.3561108092
Short name T284
Test name
Test status
Simulation time 3408584642 ps
CPU time 57.13 seconds
Started Jun 29 06:20:39 PM PDT 24
Finished Jun 29 06:21:52 PM PDT 24
Peak memory 146800 kb
Host smart-de6a40cb-f0e1-421d-bdff-ec505c97fb30
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3561108092 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 395.prim_prince_test.3561108092
Directory /workspace/395.prim_prince_test/latest

Test location /workspace/coverage/default/396.prim_prince_test.563808039
Short name T36
Test name
Test status
Simulation time 1744017943 ps
CPU time 28.26 seconds
Started Jun 29 06:20:37 PM PDT 24
Finished Jun 29 06:21:11 PM PDT 24
Peak memory 146752 kb
Host smart-4e05de78-072a-46fc-b746-30e30677c815
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=563808039 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 396.prim_prince_test.563808039
Directory /workspace/396.prim_prince_test/latest

Test location /workspace/coverage/default/397.prim_prince_test.2364315859
Short name T231
Test name
Test status
Simulation time 3071320902 ps
CPU time 51.83 seconds
Started Jun 29 06:20:41 PM PDT 24
Finished Jun 29 06:21:46 PM PDT 24
Peak memory 146800 kb
Host smart-90cd2a86-527f-4031-bcdf-042cd405502d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2364315859 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 397.prim_prince_test.2364315859
Directory /workspace/397.prim_prince_test/latest

Test location /workspace/coverage/default/398.prim_prince_test.3066293178
Short name T217
Test name
Test status
Simulation time 938691520 ps
CPU time 16.03 seconds
Started Jun 29 06:20:38 PM PDT 24
Finished Jun 29 06:20:58 PM PDT 24
Peak memory 146736 kb
Host smart-0efb76af-6ea7-4bd3-964b-f080406622a1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3066293178 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 398.prim_prince_test.3066293178
Directory /workspace/398.prim_prince_test/latest

Test location /workspace/coverage/default/399.prim_prince_test.3235401632
Short name T52
Test name
Test status
Simulation time 878235557 ps
CPU time 14.79 seconds
Started Jun 29 06:20:39 PM PDT 24
Finished Jun 29 06:20:57 PM PDT 24
Peak memory 146688 kb
Host smart-b2cffe32-442c-4be1-9720-01a83614eb0a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3235401632 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 399.prim_prince_test.3235401632
Directory /workspace/399.prim_prince_test/latest

Test location /workspace/coverage/default/4.prim_prince_test.2578695093
Short name T22
Test name
Test status
Simulation time 1228479768 ps
CPU time 20.63 seconds
Started Jun 29 06:17:43 PM PDT 24
Finished Jun 29 06:18:08 PM PDT 24
Peak memory 146740 kb
Host smart-b94ff146-21fb-48dd-a1e5-8979ed1082a9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2578695093 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 4.prim_prince_test.2578695093
Directory /workspace/4.prim_prince_test/latest

Test location /workspace/coverage/default/40.prim_prince_test.2374952825
Short name T141
Test name
Test status
Simulation time 3530512001 ps
CPU time 57.77 seconds
Started Jun 29 06:17:57 PM PDT 24
Finished Jun 29 06:19:07 PM PDT 24
Peak memory 146820 kb
Host smart-1a6f1ac3-b677-4be8-893b-3fb30551f932
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2374952825 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 40.prim_prince_test.2374952825
Directory /workspace/40.prim_prince_test/latest

Test location /workspace/coverage/default/400.prim_prince_test.4134987074
Short name T384
Test name
Test status
Simulation time 1838543265 ps
CPU time 31.32 seconds
Started Jun 29 06:20:38 PM PDT 24
Finished Jun 29 06:21:16 PM PDT 24
Peak memory 146756 kb
Host smart-4682f0cf-cf3a-4dc9-a270-f498313602a5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4134987074 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 400.prim_prince_test.4134987074
Directory /workspace/400.prim_prince_test/latest

Test location /workspace/coverage/default/401.prim_prince_test.1416487824
Short name T343
Test name
Test status
Simulation time 3591150474 ps
CPU time 59.03 seconds
Started Jun 29 06:20:40 PM PDT 24
Finished Jun 29 06:21:53 PM PDT 24
Peak memory 146800 kb
Host smart-0cf8c455-9520-4428-b587-93dd996fc51c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1416487824 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 401.prim_prince_test.1416487824
Directory /workspace/401.prim_prince_test/latest

Test location /workspace/coverage/default/402.prim_prince_test.95692778
Short name T257
Test name
Test status
Simulation time 827054653 ps
CPU time 14.46 seconds
Started Jun 29 06:20:39 PM PDT 24
Finished Jun 29 06:20:57 PM PDT 24
Peak memory 146740 kb
Host smart-c2fbfef3-f368-4fa7-b30e-8127a17f9606
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=95692778 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 402.prim_prince_test.95692778
Directory /workspace/402.prim_prince_test/latest

Test location /workspace/coverage/default/403.prim_prince_test.4251330056
Short name T453
Test name
Test status
Simulation time 3165061217 ps
CPU time 54.54 seconds
Started Jun 29 06:20:38 PM PDT 24
Finished Jun 29 06:21:47 PM PDT 24
Peak memory 146800 kb
Host smart-c466515e-2778-42b4-9923-74d9ec14b45d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4251330056 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 403.prim_prince_test.4251330056
Directory /workspace/403.prim_prince_test/latest

Test location /workspace/coverage/default/404.prim_prince_test.2496319846
Short name T361
Test name
Test status
Simulation time 1840360548 ps
CPU time 30.15 seconds
Started Jun 29 06:20:45 PM PDT 24
Finished Jun 29 06:21:21 PM PDT 24
Peak memory 146736 kb
Host smart-74d8f46f-6583-4fc0-b966-e608cbc65d4a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2496319846 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 404.prim_prince_test.2496319846
Directory /workspace/404.prim_prince_test/latest

Test location /workspace/coverage/default/405.prim_prince_test.89538900
Short name T341
Test name
Test status
Simulation time 1648667672 ps
CPU time 28.51 seconds
Started Jun 29 06:20:50 PM PDT 24
Finished Jun 29 06:21:26 PM PDT 24
Peak memory 146756 kb
Host smart-071caf1b-31ea-4701-9bb6-659ddaf6ec74
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=89538900 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 405.prim_prince_test.89538900
Directory /workspace/405.prim_prince_test/latest

Test location /workspace/coverage/default/406.prim_prince_test.293612920
Short name T336
Test name
Test status
Simulation time 2679359525 ps
CPU time 45.3 seconds
Started Jun 29 06:20:44 PM PDT 24
Finished Jun 29 06:21:39 PM PDT 24
Peak memory 146808 kb
Host smart-448900a0-f282-4bb2-b9e2-fa22761986be
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=293612920 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 406.prim_prince_test.293612920
Directory /workspace/406.prim_prince_test/latest

Test location /workspace/coverage/default/407.prim_prince_test.3194538587
Short name T236
Test name
Test status
Simulation time 1874604548 ps
CPU time 31.08 seconds
Started Jun 29 06:20:47 PM PDT 24
Finished Jun 29 06:21:25 PM PDT 24
Peak memory 146736 kb
Host smart-12f9dcb0-96a0-4879-b988-ece2825b2227
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3194538587 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 407.prim_prince_test.3194538587
Directory /workspace/407.prim_prince_test/latest

Test location /workspace/coverage/default/408.prim_prince_test.1711393044
Short name T442
Test name
Test status
Simulation time 2789661634 ps
CPU time 46.01 seconds
Started Jun 29 06:20:46 PM PDT 24
Finished Jun 29 06:21:42 PM PDT 24
Peak memory 146784 kb
Host smart-1ed94d30-4bbd-4af3-8485-68d932bc318f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1711393044 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 408.prim_prince_test.1711393044
Directory /workspace/408.prim_prince_test/latest

Test location /workspace/coverage/default/409.prim_prince_test.2443975774
Short name T395
Test name
Test status
Simulation time 2697658913 ps
CPU time 46.07 seconds
Started Jun 29 06:20:45 PM PDT 24
Finished Jun 29 06:21:43 PM PDT 24
Peak memory 146800 kb
Host smart-b8cde9ec-2cc2-4d2f-92d8-ab35f76a9f82
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2443975774 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 409.prim_prince_test.2443975774
Directory /workspace/409.prim_prince_test/latest

Test location /workspace/coverage/default/41.prim_prince_test.1941393232
Short name T409
Test name
Test status
Simulation time 2457405733 ps
CPU time 38.73 seconds
Started Jun 29 06:17:57 PM PDT 24
Finished Jun 29 06:18:44 PM PDT 24
Peak memory 146804 kb
Host smart-f3f74e54-61af-45e9-991f-9e46435eb3a4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1941393232 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 41.prim_prince_test.1941393232
Directory /workspace/41.prim_prince_test/latest

Test location /workspace/coverage/default/410.prim_prince_test.4129877052
Short name T205
Test name
Test status
Simulation time 2565375893 ps
CPU time 43.35 seconds
Started Jun 29 06:20:46 PM PDT 24
Finished Jun 29 06:21:39 PM PDT 24
Peak memory 146800 kb
Host smart-71935c3f-9aed-4acc-b24d-a72482f6c099
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4129877052 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 410.prim_prince_test.4129877052
Directory /workspace/410.prim_prince_test/latest

Test location /workspace/coverage/default/411.prim_prince_test.4170978799
Short name T42
Test name
Test status
Simulation time 3071030205 ps
CPU time 49.04 seconds
Started Jun 29 06:20:46 PM PDT 24
Finished Jun 29 06:21:45 PM PDT 24
Peak memory 146800 kb
Host smart-a446a74b-99de-436e-b317-111d2f41fff2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4170978799 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 411.prim_prince_test.4170978799
Directory /workspace/411.prim_prince_test/latest

Test location /workspace/coverage/default/412.prim_prince_test.1599701233
Short name T394
Test name
Test status
Simulation time 1074217898 ps
CPU time 18.85 seconds
Started Jun 29 06:20:46 PM PDT 24
Finished Jun 29 06:21:11 PM PDT 24
Peak memory 146736 kb
Host smart-686ad7cf-cfe9-4338-a667-56c68f7c29ad
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1599701233 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 412.prim_prince_test.1599701233
Directory /workspace/412.prim_prince_test/latest

Test location /workspace/coverage/default/413.prim_prince_test.1064981440
Short name T458
Test name
Test status
Simulation time 1272870869 ps
CPU time 21.41 seconds
Started Jun 29 06:20:47 PM PDT 24
Finished Jun 29 06:21:14 PM PDT 24
Peak memory 146756 kb
Host smart-1379137b-f0eb-4076-a444-1e22000ff0dd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1064981440 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 413.prim_prince_test.1064981440
Directory /workspace/413.prim_prince_test/latest

Test location /workspace/coverage/default/414.prim_prince_test.2054897865
Short name T159
Test name
Test status
Simulation time 2394803003 ps
CPU time 39.6 seconds
Started Jun 29 06:20:45 PM PDT 24
Finished Jun 29 06:21:34 PM PDT 24
Peak memory 146800 kb
Host smart-78649ef4-8614-4b98-94d9-0f553bdd313b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2054897865 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 414.prim_prince_test.2054897865
Directory /workspace/414.prim_prince_test/latest

Test location /workspace/coverage/default/415.prim_prince_test.672021282
Short name T24
Test name
Test status
Simulation time 1962822000 ps
CPU time 31.73 seconds
Started Jun 29 06:20:46 PM PDT 24
Finished Jun 29 06:21:25 PM PDT 24
Peak memory 146704 kb
Host smart-78f2edef-9d54-4839-b6aa-80f173184328
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=672021282 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 415.prim_prince_test.672021282
Directory /workspace/415.prim_prince_test/latest

Test location /workspace/coverage/default/416.prim_prince_test.1667163397
Short name T275
Test name
Test status
Simulation time 2617944705 ps
CPU time 44.38 seconds
Started Jun 29 06:20:49 PM PDT 24
Finished Jun 29 06:21:45 PM PDT 24
Peak memory 146800 kb
Host smart-695b8bc3-fe01-483e-9243-326ccd02785f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1667163397 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 416.prim_prince_test.1667163397
Directory /workspace/416.prim_prince_test/latest

Test location /workspace/coverage/default/417.prim_prince_test.3272789399
Short name T76
Test name
Test status
Simulation time 2632968299 ps
CPU time 44.14 seconds
Started Jun 29 06:20:44 PM PDT 24
Finished Jun 29 06:21:39 PM PDT 24
Peak memory 146800 kb
Host smart-a1a606f4-2b2d-4949-9da3-4b8ddb353cfa
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3272789399 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 417.prim_prince_test.3272789399
Directory /workspace/417.prim_prince_test/latest

Test location /workspace/coverage/default/418.prim_prince_test.1577060584
Short name T157
Test name
Test status
Simulation time 927671072 ps
CPU time 15.48 seconds
Started Jun 29 06:20:46 PM PDT 24
Finished Jun 29 06:21:05 PM PDT 24
Peak memory 146736 kb
Host smart-b40be499-d6e9-4920-b2a5-799ca0234844
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1577060584 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 418.prim_prince_test.1577060584
Directory /workspace/418.prim_prince_test/latest

Test location /workspace/coverage/default/419.prim_prince_test.2090660050
Short name T459
Test name
Test status
Simulation time 2133009706 ps
CPU time 36.85 seconds
Started Jun 29 06:20:46 PM PDT 24
Finished Jun 29 06:21:33 PM PDT 24
Peak memory 146740 kb
Host smart-5312a30a-6254-45ef-bc18-fc6a4c1db749
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2090660050 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 419.prim_prince_test.2090660050
Directory /workspace/419.prim_prince_test/latest

Test location /workspace/coverage/default/42.prim_prince_test.3381265338
Short name T168
Test name
Test status
Simulation time 1208657616 ps
CPU time 19.97 seconds
Started Jun 29 06:17:56 PM PDT 24
Finished Jun 29 06:18:22 PM PDT 24
Peak memory 146756 kb
Host smart-ab1f4eef-5750-48d6-8877-2941ab641670
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3381265338 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 42.prim_prince_test.3381265338
Directory /workspace/42.prim_prince_test/latest

Test location /workspace/coverage/default/420.prim_prince_test.2575618186
Short name T363
Test name
Test status
Simulation time 1974424715 ps
CPU time 32.59 seconds
Started Jun 29 06:20:43 PM PDT 24
Finished Jun 29 06:21:24 PM PDT 24
Peak memory 146736 kb
Host smart-d285b075-8430-4cac-9954-10d7bde2cb2c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2575618186 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 420.prim_prince_test.2575618186
Directory /workspace/420.prim_prince_test/latest

Test location /workspace/coverage/default/421.prim_prince_test.2340396626
Short name T96
Test name
Test status
Simulation time 1974693619 ps
CPU time 32.94 seconds
Started Jun 29 06:20:47 PM PDT 24
Finished Jun 29 06:21:28 PM PDT 24
Peak memory 146736 kb
Host smart-d14c64cf-9bf6-4934-aaf4-d44c781097b9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2340396626 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 421.prim_prince_test.2340396626
Directory /workspace/421.prim_prince_test/latest

Test location /workspace/coverage/default/422.prim_prince_test.2591938514
Short name T313
Test name
Test status
Simulation time 988924339 ps
CPU time 17.53 seconds
Started Jun 29 06:20:45 PM PDT 24
Finished Jun 29 06:21:08 PM PDT 24
Peak memory 146740 kb
Host smart-8746e9f3-da90-4613-a771-9bf2ccdaa366
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2591938514 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 422.prim_prince_test.2591938514
Directory /workspace/422.prim_prince_test/latest

Test location /workspace/coverage/default/423.prim_prince_test.762984474
Short name T83
Test name
Test status
Simulation time 1556586219 ps
CPU time 26.99 seconds
Started Jun 29 06:20:49 PM PDT 24
Finished Jun 29 06:21:24 PM PDT 24
Peak memory 146752 kb
Host smart-0b2fa19c-c5af-45a8-9f3b-340cb184a347
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=762984474 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 423.prim_prince_test.762984474
Directory /workspace/423.prim_prince_test/latest

Test location /workspace/coverage/default/424.prim_prince_test.2303122610
Short name T380
Test name
Test status
Simulation time 3652691218 ps
CPU time 62.87 seconds
Started Jun 29 06:20:53 PM PDT 24
Finished Jun 29 06:22:12 PM PDT 24
Peak memory 146800 kb
Host smart-75a73635-ddac-48ac-97c3-dc72294e7781
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2303122610 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 424.prim_prince_test.2303122610
Directory /workspace/424.prim_prince_test/latest

Test location /workspace/coverage/default/425.prim_prince_test.3557985327
Short name T163
Test name
Test status
Simulation time 2452380662 ps
CPU time 42.85 seconds
Started Jun 29 06:20:53 PM PDT 24
Finished Jun 29 06:21:47 PM PDT 24
Peak memory 146796 kb
Host smart-4be96a5c-b9ac-4755-b314-75c8c336a75e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3557985327 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 425.prim_prince_test.3557985327
Directory /workspace/425.prim_prince_test/latest

Test location /workspace/coverage/default/426.prim_prince_test.2112452611
Short name T322
Test name
Test status
Simulation time 3187419758 ps
CPU time 53.37 seconds
Started Jun 29 06:20:53 PM PDT 24
Finished Jun 29 06:21:59 PM PDT 24
Peak memory 146744 kb
Host smart-fbfc835e-95e8-4add-ae79-c456eba4ff7c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2112452611 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 426.prim_prince_test.2112452611
Directory /workspace/426.prim_prince_test/latest

Test location /workspace/coverage/default/427.prim_prince_test.1274576137
Short name T148
Test name
Test status
Simulation time 979122972 ps
CPU time 16.42 seconds
Started Jun 29 06:20:54 PM PDT 24
Finished Jun 29 06:21:15 PM PDT 24
Peak memory 146736 kb
Host smart-d2c0dcb7-f9e6-468b-a011-1ac05db24bc2
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1274576137 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 427.prim_prince_test.1274576137
Directory /workspace/427.prim_prince_test/latest

Test location /workspace/coverage/default/428.prim_prince_test.355893401
Short name T467
Test name
Test status
Simulation time 3055260157 ps
CPU time 52.7 seconds
Started Jun 29 06:20:55 PM PDT 24
Finished Jun 29 06:22:01 PM PDT 24
Peak memory 146792 kb
Host smart-e6c9e24c-931d-4974-89c8-a35962189946
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=355893401 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 428.prim_prince_test.355893401
Directory /workspace/428.prim_prince_test/latest

Test location /workspace/coverage/default/429.prim_prince_test.3435480193
Short name T425
Test name
Test status
Simulation time 3585200979 ps
CPU time 61.48 seconds
Started Jun 29 06:20:55 PM PDT 24
Finished Jun 29 06:22:11 PM PDT 24
Peak memory 146804 kb
Host smart-a2e788a2-9b40-4053-a025-9cfe918c281a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3435480193 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 429.prim_prince_test.3435480193
Directory /workspace/429.prim_prince_test/latest

Test location /workspace/coverage/default/43.prim_prince_test.2472514099
Short name T172
Test name
Test status
Simulation time 2272039859 ps
CPU time 38.91 seconds
Started Jun 29 06:17:56 PM PDT 24
Finished Jun 29 06:18:46 PM PDT 24
Peak memory 146820 kb
Host smart-d2bc8858-1c49-46a6-ba3b-2853cee19725
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2472514099 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 43.prim_prince_test.2472514099
Directory /workspace/43.prim_prince_test/latest

Test location /workspace/coverage/default/430.prim_prince_test.4242545424
Short name T208
Test name
Test status
Simulation time 2341173401 ps
CPU time 41.02 seconds
Started Jun 29 06:20:53 PM PDT 24
Finished Jun 29 06:21:46 PM PDT 24
Peak memory 146800 kb
Host smart-3d5b2cbe-1ef8-47db-9898-a13d473b8487
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4242545424 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 430.prim_prince_test.4242545424
Directory /workspace/430.prim_prince_test/latest

Test location /workspace/coverage/default/431.prim_prince_test.279741720
Short name T124
Test name
Test status
Simulation time 3248755613 ps
CPU time 55.03 seconds
Started Jun 29 06:20:53 PM PDT 24
Finished Jun 29 06:22:00 PM PDT 24
Peak memory 146784 kb
Host smart-41f789ff-8f0c-4355-b9f5-ab005f43b440
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=279741720 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 431.prim_prince_test.279741720
Directory /workspace/431.prim_prince_test/latest

Test location /workspace/coverage/default/432.prim_prince_test.2984955080
Short name T57
Test name
Test status
Simulation time 3119035627 ps
CPU time 54.65 seconds
Started Jun 29 06:20:51 PM PDT 24
Finished Jun 29 06:22:01 PM PDT 24
Peak memory 146796 kb
Host smart-321849ab-2a65-4b49-bc0c-2727fa22df02
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2984955080 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 432.prim_prince_test.2984955080
Directory /workspace/432.prim_prince_test/latest

Test location /workspace/coverage/default/433.prim_prince_test.2598837157
Short name T475
Test name
Test status
Simulation time 2444014070 ps
CPU time 41.25 seconds
Started Jun 29 06:20:56 PM PDT 24
Finished Jun 29 06:21:46 PM PDT 24
Peak memory 146800 kb
Host smart-4968d569-49fc-4d8f-b19b-cc777750a815
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2598837157 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 433.prim_prince_test.2598837157
Directory /workspace/433.prim_prince_test/latest

Test location /workspace/coverage/default/434.prim_prince_test.3827633666
Short name T197
Test name
Test status
Simulation time 1664797076 ps
CPU time 28.54 seconds
Started Jun 29 06:20:53 PM PDT 24
Finished Jun 29 06:21:29 PM PDT 24
Peak memory 146736 kb
Host smart-cbd3b379-e87f-4513-a008-6698d7002cfd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3827633666 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 434.prim_prince_test.3827633666
Directory /workspace/434.prim_prince_test/latest

Test location /workspace/coverage/default/435.prim_prince_test.2449172811
Short name T355
Test name
Test status
Simulation time 1883896271 ps
CPU time 32.16 seconds
Started Jun 29 06:20:55 PM PDT 24
Finished Jun 29 06:21:36 PM PDT 24
Peak memory 146736 kb
Host smart-886e6ddd-257c-4a03-a848-179412d01233
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2449172811 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 435.prim_prince_test.2449172811
Directory /workspace/435.prim_prince_test/latest

Test location /workspace/coverage/default/436.prim_prince_test.30928821
Short name T101
Test name
Test status
Simulation time 1088274465 ps
CPU time 18.94 seconds
Started Jun 29 06:20:55 PM PDT 24
Finished Jun 29 06:21:18 PM PDT 24
Peak memory 146760 kb
Host smart-58c91d51-4a46-4128-ad6b-4ebb939e748c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=30928821 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 436.prim_prince_test.30928821
Directory /workspace/436.prim_prince_test/latest

Test location /workspace/coverage/default/437.prim_prince_test.1301076751
Short name T11
Test name
Test status
Simulation time 2255857957 ps
CPU time 38.24 seconds
Started Jun 29 06:20:54 PM PDT 24
Finished Jun 29 06:21:41 PM PDT 24
Peak memory 146780 kb
Host smart-f5b338f3-7b36-41cd-9625-a007c73a17fc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1301076751 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 437.prim_prince_test.1301076751
Directory /workspace/437.prim_prince_test/latest

Test location /workspace/coverage/default/438.prim_prince_test.3986738441
Short name T463
Test name
Test status
Simulation time 3327812811 ps
CPU time 58.1 seconds
Started Jun 29 06:20:55 PM PDT 24
Finished Jun 29 06:22:08 PM PDT 24
Peak memory 146800 kb
Host smart-5507b670-4966-4f57-bc09-d9fa91dac2ab
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3986738441 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 438.prim_prince_test.3986738441
Directory /workspace/438.prim_prince_test/latest

Test location /workspace/coverage/default/439.prim_prince_test.3389249974
Short name T114
Test name
Test status
Simulation time 1933672256 ps
CPU time 32.89 seconds
Started Jun 29 06:20:56 PM PDT 24
Finished Jun 29 06:21:36 PM PDT 24
Peak memory 146728 kb
Host smart-6828a1f4-5c0d-4aa7-ac63-91c497ad050b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3389249974 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 439.prim_prince_test.3389249974
Directory /workspace/439.prim_prince_test/latest

Test location /workspace/coverage/default/44.prim_prince_test.909221263
Short name T449
Test name
Test status
Simulation time 1254280722 ps
CPU time 20.94 seconds
Started Jun 29 06:17:57 PM PDT 24
Finished Jun 29 06:18:24 PM PDT 24
Peak memory 146680 kb
Host smart-c0d6f36d-907b-44ea-9ab9-3d89364ff0e3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=909221263 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 44.prim_prince_test.909221263
Directory /workspace/44.prim_prince_test/latest

Test location /workspace/coverage/default/440.prim_prince_test.2966128613
Short name T495
Test name
Test status
Simulation time 1425966304 ps
CPU time 24.55 seconds
Started Jun 29 06:20:54 PM PDT 24
Finished Jun 29 06:21:25 PM PDT 24
Peak memory 146700 kb
Host smart-e33ed526-7301-42ed-9e37-14e701731ac0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2966128613 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 440.prim_prince_test.2966128613
Directory /workspace/440.prim_prince_test/latest

Test location /workspace/coverage/default/441.prim_prince_test.4542555
Short name T374
Test name
Test status
Simulation time 1373877492 ps
CPU time 22.59 seconds
Started Jun 29 06:20:52 PM PDT 24
Finished Jun 29 06:21:20 PM PDT 24
Peak memory 146740 kb
Host smart-726ceb9c-4674-4e76-9562-45c22f6c5a53
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4542555 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspac
e/coverage/default.vdb -cm_log /dev/null -cm_name 441.prim_prince_test.4542555
Directory /workspace/441.prim_prince_test/latest

Test location /workspace/coverage/default/442.prim_prince_test.484488246
Short name T274
Test name
Test status
Simulation time 1792317338 ps
CPU time 30.83 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:21:40 PM PDT 24
Peak memory 146752 kb
Host smart-3543bb04-57a5-41d2-b63c-34e93fd4e44f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=484488246 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 442.prim_prince_test.484488246
Directory /workspace/442.prim_prince_test/latest

Test location /workspace/coverage/default/443.prim_prince_test.2500651336
Short name T262
Test name
Test status
Simulation time 1149711277 ps
CPU time 19.35 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:21:26 PM PDT 24
Peak memory 146744 kb
Host smart-c5ba4024-4cf6-4e14-9b34-e944bda03cce
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2500651336 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 443.prim_prince_test.2500651336
Directory /workspace/443.prim_prince_test/latest

Test location /workspace/coverage/default/444.prim_prince_test.1975773442
Short name T302
Test name
Test status
Simulation time 3449427277 ps
CPU time 57.6 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:22:11 PM PDT 24
Peak memory 146784 kb
Host smart-1848b315-9d59-48c0-8c0d-9c6ff0f5349a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1975773442 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 444.prim_prince_test.1975773442
Directory /workspace/444.prim_prince_test/latest

Test location /workspace/coverage/default/445.prim_prince_test.2244277722
Short name T39
Test name
Test status
Simulation time 1926313263 ps
CPU time 32.35 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:21:41 PM PDT 24
Peak memory 146740 kb
Host smart-5f21f14f-8835-49e5-aa72-9cdffb2ba61f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2244277722 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 445.prim_prince_test.2244277722
Directory /workspace/445.prim_prince_test/latest

Test location /workspace/coverage/default/446.prim_prince_test.3533048438
Short name T7
Test name
Test status
Simulation time 953772036 ps
CPU time 16.56 seconds
Started Jun 29 06:21:02 PM PDT 24
Finished Jun 29 06:21:24 PM PDT 24
Peak memory 146704 kb
Host smart-813ba346-b35c-4fe4-9af6-734c7701710e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3533048438 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 446.prim_prince_test.3533048438
Directory /workspace/446.prim_prince_test/latest

Test location /workspace/coverage/default/447.prim_prince_test.1827836151
Short name T446
Test name
Test status
Simulation time 2110490697 ps
CPU time 36.55 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:21:47 PM PDT 24
Peak memory 146736 kb
Host smart-bec6e2b3-6901-4512-a10b-f81ea4b370af
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1827836151 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 447.prim_prince_test.1827836151
Directory /workspace/447.prim_prince_test/latest

Test location /workspace/coverage/default/448.prim_prince_test.3473138156
Short name T17
Test name
Test status
Simulation time 2868952569 ps
CPU time 48.32 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:22:00 PM PDT 24
Peak memory 146820 kb
Host smart-0ca5f508-d78e-4669-afa5-cb6ffef1ea2b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3473138156 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 448.prim_prince_test.3473138156
Directory /workspace/448.prim_prince_test/latest

Test location /workspace/coverage/default/449.prim_prince_test.3484243034
Short name T307
Test name
Test status
Simulation time 871485859 ps
CPU time 14.9 seconds
Started Jun 29 06:21:05 PM PDT 24
Finished Jun 29 06:21:24 PM PDT 24
Peak memory 146736 kb
Host smart-28f9dd32-8611-4e72-82cd-c06c4c54c82d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3484243034 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 449.prim_prince_test.3484243034
Directory /workspace/449.prim_prince_test/latest

Test location /workspace/coverage/default/45.prim_prince_test.1779798511
Short name T158
Test name
Test status
Simulation time 2962440974 ps
CPU time 49.25 seconds
Started Jun 29 06:17:57 PM PDT 24
Finished Jun 29 06:18:59 PM PDT 24
Peak memory 146820 kb
Host smart-2334e287-ef52-44c9-a822-9fd861d570c6
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1779798511 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 45.prim_prince_test.1779798511
Directory /workspace/45.prim_prince_test/latest

Test location /workspace/coverage/default/450.prim_prince_test.3295955556
Short name T203
Test name
Test status
Simulation time 1008370489 ps
CPU time 17.24 seconds
Started Jun 29 06:21:03 PM PDT 24
Finished Jun 29 06:21:24 PM PDT 24
Peak memory 146704 kb
Host smart-d2f53511-9fe8-4f97-96ae-ce82decce71c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3295955556 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 450.prim_prince_test.3295955556
Directory /workspace/450.prim_prince_test/latest

Test location /workspace/coverage/default/451.prim_prince_test.3317263043
Short name T496
Test name
Test status
Simulation time 3723657824 ps
CPU time 64.53 seconds
Started Jun 29 06:21:04 PM PDT 24
Finished Jun 29 06:22:26 PM PDT 24
Peak memory 146804 kb
Host smart-ce9ab292-51f2-44ec-92cd-ceddcc169798
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3317263043 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 451.prim_prince_test.3317263043
Directory /workspace/451.prim_prince_test/latest

Test location /workspace/coverage/default/452.prim_prince_test.2672084588
Short name T209
Test name
Test status
Simulation time 3412124921 ps
CPU time 59.14 seconds
Started Jun 29 06:21:03 PM PDT 24
Finished Jun 29 06:22:18 PM PDT 24
Peak memory 146800 kb
Host smart-8aef7b74-0993-42ef-bc58-43348c649a74
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2672084588 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 452.prim_prince_test.2672084588
Directory /workspace/452.prim_prince_test/latest

Test location /workspace/coverage/default/453.prim_prince_test.2151307904
Short name T16
Test name
Test status
Simulation time 1655161654 ps
CPU time 28.91 seconds
Started Jun 29 06:21:03 PM PDT 24
Finished Jun 29 06:21:40 PM PDT 24
Peak memory 146732 kb
Host smart-81db5e22-34a4-4ad1-9455-76b97d967d53
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2151307904 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 453.prim_prince_test.2151307904
Directory /workspace/453.prim_prince_test/latest

Test location /workspace/coverage/default/454.prim_prince_test.3882610473
Short name T130
Test name
Test status
Simulation time 3434697050 ps
CPU time 57.34 seconds
Started Jun 29 06:21:02 PM PDT 24
Finished Jun 29 06:22:14 PM PDT 24
Peak memory 146800 kb
Host smart-4386e27f-c7e6-40dc-a30e-bf26157cb038
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3882610473 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 454.prim_prince_test.3882610473
Directory /workspace/454.prim_prince_test/latest

Test location /workspace/coverage/default/455.prim_prince_test.2997731293
Short name T393
Test name
Test status
Simulation time 3048102420 ps
CPU time 53.25 seconds
Started Jun 29 06:21:00 PM PDT 24
Finished Jun 29 06:22:06 PM PDT 24
Peak memory 146788 kb
Host smart-771fa750-6c86-4226-82ee-6d8e9e12012d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2997731293 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 455.prim_prince_test.2997731293
Directory /workspace/455.prim_prince_test/latest

Test location /workspace/coverage/default/456.prim_prince_test.1378298124
Short name T333
Test name
Test status
Simulation time 1771434268 ps
CPU time 29.35 seconds
Started Jun 29 06:21:02 PM PDT 24
Finished Jun 29 06:21:38 PM PDT 24
Peak memory 146736 kb
Host smart-f03b2b1a-908b-41f6-a521-31a54ea80b9d
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1378298124 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 456.prim_prince_test.1378298124
Directory /workspace/456.prim_prince_test/latest

Test location /workspace/coverage/default/457.prim_prince_test.994119029
Short name T366
Test name
Test status
Simulation time 3731519597 ps
CPU time 65.38 seconds
Started Jun 29 06:21:02 PM PDT 24
Finished Jun 29 06:22:25 PM PDT 24
Peak memory 146816 kb
Host smart-ac998d29-c48e-4402-969b-0e164b4e3b21
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=994119029 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 457.prim_prince_test.994119029
Directory /workspace/457.prim_prince_test/latest

Test location /workspace/coverage/default/458.prim_prince_test.1076863548
Short name T401
Test name
Test status
Simulation time 3456320455 ps
CPU time 56.52 seconds
Started Jun 29 06:21:03 PM PDT 24
Finished Jun 29 06:22:12 PM PDT 24
Peak memory 146800 kb
Host smart-13c7b374-2e80-4488-8a0a-981a1fd88b01
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1076863548 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 458.prim_prince_test.1076863548
Directory /workspace/458.prim_prince_test/latest

Test location /workspace/coverage/default/459.prim_prince_test.1225049748
Short name T451
Test name
Test status
Simulation time 3039169851 ps
CPU time 51.25 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:22:04 PM PDT 24
Peak memory 146800 kb
Host smart-86c6eef0-35bf-4ff5-a4f7-3ff7605eae14
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1225049748 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 459.prim_prince_test.1225049748
Directory /workspace/459.prim_prince_test/latest

Test location /workspace/coverage/default/46.prim_prince_test.421196738
Short name T282
Test name
Test status
Simulation time 2664638016 ps
CPU time 44.65 seconds
Started Jun 29 06:17:55 PM PDT 24
Finished Jun 29 06:18:52 PM PDT 24
Peak memory 146820 kb
Host smart-4efee678-efe0-4b9f-9ea4-18454dfffe0e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=421196738 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 46.prim_prince_test.421196738
Directory /workspace/46.prim_prince_test/latest

Test location /workspace/coverage/default/460.prim_prince_test.1969141701
Short name T454
Test name
Test status
Simulation time 1462494897 ps
CPU time 25.26 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:21:33 PM PDT 24
Peak memory 146728 kb
Host smart-44c7235b-bb11-4742-86c9-4bf0a99a25b5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1969141701 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 460.prim_prince_test.1969141701
Directory /workspace/460.prim_prince_test/latest

Test location /workspace/coverage/default/461.prim_prince_test.3853871540
Short name T125
Test name
Test status
Simulation time 2562420110 ps
CPU time 45.26 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:21:58 PM PDT 24
Peak memory 146800 kb
Host smart-b18acba5-4996-4f61-a044-b5135d100230
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3853871540 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 461.prim_prince_test.3853871540
Directory /workspace/461.prim_prince_test/latest

Test location /workspace/coverage/default/462.prim_prince_test.3676290747
Short name T98
Test name
Test status
Simulation time 1920774261 ps
CPU time 33.67 seconds
Started Jun 29 06:21:02 PM PDT 24
Finished Jun 29 06:21:45 PM PDT 24
Peak memory 146736 kb
Host smart-101f5d9c-eedc-40f6-a2f2-e65640513ca9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3676290747 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 462.prim_prince_test.3676290747
Directory /workspace/462.prim_prince_test/latest

Test location /workspace/coverage/default/463.prim_prince_test.2429832656
Short name T289
Test name
Test status
Simulation time 2283036444 ps
CPU time 38.74 seconds
Started Jun 29 06:21:02 PM PDT 24
Finished Jun 29 06:21:50 PM PDT 24
Peak memory 146744 kb
Host smart-c0fafc8e-1336-437d-9363-f0bfd7384f64
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2429832656 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 463.prim_prince_test.2429832656
Directory /workspace/463.prim_prince_test/latest

Test location /workspace/coverage/default/464.prim_prince_test.399607508
Short name T358
Test name
Test status
Simulation time 2326254373 ps
CPU time 40.27 seconds
Started Jun 29 06:21:02 PM PDT 24
Finished Jun 29 06:21:53 PM PDT 24
Peak memory 146756 kb
Host smart-cb9bde2b-7acd-4f58-9689-1ea914de9510
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=399607508 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 464.prim_prince_test.399607508
Directory /workspace/464.prim_prince_test/latest

Test location /workspace/coverage/default/465.prim_prince_test.338699857
Short name T86
Test name
Test status
Simulation time 2799200776 ps
CPU time 48.69 seconds
Started Jun 29 06:21:05 PM PDT 24
Finished Jun 29 06:22:06 PM PDT 24
Peak memory 146816 kb
Host smart-54959008-27d7-49b0-aa17-7b289f2507e1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=338699857 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 465.prim_prince_test.338699857
Directory /workspace/465.prim_prince_test/latest

Test location /workspace/coverage/default/466.prim_prince_test.3963213157
Short name T238
Test name
Test status
Simulation time 2431799877 ps
CPU time 41.01 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:21:53 PM PDT 24
Peak memory 146800 kb
Host smart-6df07134-6d23-412a-9af4-a475e132467f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3963213157 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 466.prim_prince_test.3963213157
Directory /workspace/466.prim_prince_test/latest

Test location /workspace/coverage/default/467.prim_prince_test.2258884136
Short name T407
Test name
Test status
Simulation time 1038479253 ps
CPU time 18.22 seconds
Started Jun 29 06:21:05 PM PDT 24
Finished Jun 29 06:21:29 PM PDT 24
Peak memory 146736 kb
Host smart-0827d6c9-dacb-46ef-9301-89e7893dde51
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2258884136 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 467.prim_prince_test.2258884136
Directory /workspace/467.prim_prince_test/latest

Test location /workspace/coverage/default/468.prim_prince_test.3351157877
Short name T319
Test name
Test status
Simulation time 2469371539 ps
CPU time 42.5 seconds
Started Jun 29 06:21:03 PM PDT 24
Finished Jun 29 06:21:58 PM PDT 24
Peak memory 146800 kb
Host smart-cb468a14-f229-4d85-aad4-ff6c76f21807
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3351157877 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 468.prim_prince_test.3351157877
Directory /workspace/468.prim_prince_test/latest

Test location /workspace/coverage/default/469.prim_prince_test.585381544
Short name T304
Test name
Test status
Simulation time 2820407296 ps
CPU time 49.42 seconds
Started Jun 29 06:21:03 PM PDT 24
Finished Jun 29 06:22:05 PM PDT 24
Peak memory 146820 kb
Host smart-a787ec42-713a-49f6-a17d-69fcdbb8ad3e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=585381544 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 469.prim_prince_test.585381544
Directory /workspace/469.prim_prince_test/latest

Test location /workspace/coverage/default/47.prim_prince_test.2021573282
Short name T335
Test name
Test status
Simulation time 1563458619 ps
CPU time 25.76 seconds
Started Jun 29 06:17:57 PM PDT 24
Finished Jun 29 06:18:30 PM PDT 24
Peak memory 146768 kb
Host smart-008b3e04-8d74-4f63-9588-920e34ee2090
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2021573282 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 47.prim_prince_test.2021573282
Directory /workspace/47.prim_prince_test/latest

Test location /workspace/coverage/default/470.prim_prince_test.2423789713
Short name T21
Test name
Test status
Simulation time 2050339381 ps
CPU time 34.31 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:21:43 PM PDT 24
Peak memory 146736 kb
Host smart-a71fbebb-74a9-42d1-83f5-cc875095ea78
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2423789713 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 470.prim_prince_test.2423789713
Directory /workspace/470.prim_prince_test/latest

Test location /workspace/coverage/default/471.prim_prince_test.1758555294
Short name T367
Test name
Test status
Simulation time 3640437277 ps
CPU time 61 seconds
Started Jun 29 06:21:01 PM PDT 24
Finished Jun 29 06:22:17 PM PDT 24
Peak memory 146764 kb
Host smart-3d7a6721-ea7c-43eb-8a4c-e7cb3cd13b61
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1758555294 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 471.prim_prince_test.1758555294
Directory /workspace/471.prim_prince_test/latest

Test location /workspace/coverage/default/472.prim_prince_test.3509967153
Short name T428
Test name
Test status
Simulation time 2257897705 ps
CPU time 38.34 seconds
Started Jun 29 06:21:09 PM PDT 24
Finished Jun 29 06:21:57 PM PDT 24
Peak memory 146764 kb
Host smart-ce2a0cf9-6b66-4b84-94e7-dc0134c07116
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3509967153 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 472.prim_prince_test.3509967153
Directory /workspace/472.prim_prince_test/latest

Test location /workspace/coverage/default/473.prim_prince_test.1833840491
Short name T165
Test name
Test status
Simulation time 2602672506 ps
CPU time 44.56 seconds
Started Jun 29 06:21:13 PM PDT 24
Finished Jun 29 06:22:10 PM PDT 24
Peak memory 146888 kb
Host smart-faea6491-ddcd-4e18-97c9-aca4e33f7be3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1833840491 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 473.prim_prince_test.1833840491
Directory /workspace/473.prim_prince_test/latest

Test location /workspace/coverage/default/474.prim_prince_test.4242350796
Short name T3
Test name
Test status
Simulation time 1389637978 ps
CPU time 22.67 seconds
Started Jun 29 06:21:09 PM PDT 24
Finished Jun 29 06:21:37 PM PDT 24
Peak memory 146720 kb
Host smart-c7e7e1fe-00b0-4b34-8772-6c4d8d539031
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4242350796 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 474.prim_prince_test.4242350796
Directory /workspace/474.prim_prince_test/latest

Test location /workspace/coverage/default/475.prim_prince_test.2473882465
Short name T474
Test name
Test status
Simulation time 2547789672 ps
CPU time 44.62 seconds
Started Jun 29 06:21:10 PM PDT 24
Finished Jun 29 06:22:07 PM PDT 24
Peak memory 146800 kb
Host smart-d135c592-5e93-4d48-ac79-12d07cc56a4c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2473882465 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 475.prim_prince_test.2473882465
Directory /workspace/475.prim_prince_test/latest

Test location /workspace/coverage/default/476.prim_prince_test.1449054520
Short name T136
Test name
Test status
Simulation time 1875596102 ps
CPU time 32.23 seconds
Started Jun 29 06:21:08 PM PDT 24
Finished Jun 29 06:21:48 PM PDT 24
Peak memory 146736 kb
Host smart-072d165a-18cd-49e1-b55c-d3b587dd0e99
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1449054520 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 476.prim_prince_test.1449054520
Directory /workspace/476.prim_prince_test/latest

Test location /workspace/coverage/default/477.prim_prince_test.3908670184
Short name T342
Test name
Test status
Simulation time 1624790182 ps
CPU time 27.07 seconds
Started Jun 29 06:21:13 PM PDT 24
Finished Jun 29 06:21:47 PM PDT 24
Peak memory 146740 kb
Host smart-eaa178f8-3fa2-442f-8ab4-306d7711c6f9
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3908670184 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 477.prim_prince_test.3908670184
Directory /workspace/477.prim_prince_test/latest

Test location /workspace/coverage/default/478.prim_prince_test.2868001768
Short name T63
Test name
Test status
Simulation time 2220845252 ps
CPU time 36.96 seconds
Started Jun 29 06:21:09 PM PDT 24
Finished Jun 29 06:21:54 PM PDT 24
Peak memory 146800 kb
Host smart-738aab3d-0a87-4dab-a446-1b09a86eb5ef
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2868001768 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 478.prim_prince_test.2868001768
Directory /workspace/478.prim_prince_test/latest

Test location /workspace/coverage/default/479.prim_prince_test.2509720245
Short name T71
Test name
Test status
Simulation time 1108349260 ps
CPU time 18.34 seconds
Started Jun 29 06:21:09 PM PDT 24
Finished Jun 29 06:21:31 PM PDT 24
Peak memory 146744 kb
Host smart-8bffd1a1-0371-45c8-a9ba-78e0e1a06704
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2509720245 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 479.prim_prince_test.2509720245
Directory /workspace/479.prim_prince_test/latest

Test location /workspace/coverage/default/48.prim_prince_test.2821681251
Short name T147
Test name
Test status
Simulation time 1062827101 ps
CPU time 18.04 seconds
Started Jun 29 06:17:58 PM PDT 24
Finished Jun 29 06:18:21 PM PDT 24
Peak memory 146716 kb
Host smart-edf273a1-d13e-4b79-9b65-961da97eacd3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2821681251 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 48.prim_prince_test.2821681251
Directory /workspace/48.prim_prince_test/latest

Test location /workspace/coverage/default/480.prim_prince_test.4266763541
Short name T266
Test name
Test status
Simulation time 3417117168 ps
CPU time 59.53 seconds
Started Jun 29 06:21:10 PM PDT 24
Finished Jun 29 06:22:25 PM PDT 24
Peak memory 146744 kb
Host smart-bb48f845-9b5b-4188-9af2-2e1b42e11083
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4266763541 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 480.prim_prince_test.4266763541
Directory /workspace/480.prim_prince_test/latest

Test location /workspace/coverage/default/481.prim_prince_test.3193231502
Short name T277
Test name
Test status
Simulation time 2447968260 ps
CPU time 41.25 seconds
Started Jun 29 06:21:10 PM PDT 24
Finished Jun 29 06:22:01 PM PDT 24
Peak memory 146764 kb
Host smart-28d13c56-6f5c-45e2-a4a1-88e33dfe55a1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3193231502 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 481.prim_prince_test.3193231502
Directory /workspace/481.prim_prince_test/latest

Test location /workspace/coverage/default/482.prim_prince_test.3949028411
Short name T249
Test name
Test status
Simulation time 2429451972 ps
CPU time 42.94 seconds
Started Jun 29 06:21:09 PM PDT 24
Finished Jun 29 06:22:04 PM PDT 24
Peak memory 146800 kb
Host smart-536e66bd-d309-46db-801a-57b853c5f55c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3949028411 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 482.prim_prince_test.3949028411
Directory /workspace/482.prim_prince_test/latest

Test location /workspace/coverage/default/483.prim_prince_test.463685842
Short name T220
Test name
Test status
Simulation time 2289665522 ps
CPU time 37.99 seconds
Started Jun 29 06:21:10 PM PDT 24
Finished Jun 29 06:21:56 PM PDT 24
Peak memory 146808 kb
Host smart-1a411902-4eb6-4fd6-9adc-5d944f562032
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=463685842 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 483.prim_prince_test.463685842
Directory /workspace/483.prim_prince_test/latest

Test location /workspace/coverage/default/484.prim_prince_test.48040883
Short name T77
Test name
Test status
Simulation time 2648079752 ps
CPU time 46.57 seconds
Started Jun 29 06:21:10 PM PDT 24
Finished Jun 29 06:22:08 PM PDT 24
Peak memory 146800 kb
Host smart-b534ecb8-eb5d-42b3-b02a-e5da162518be
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=48040883 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 484.prim_prince_test.48040883
Directory /workspace/484.prim_prince_test/latest

Test location /workspace/coverage/default/485.prim_prince_test.2003298743
Short name T140
Test name
Test status
Simulation time 849280934 ps
CPU time 14.97 seconds
Started Jun 29 06:21:09 PM PDT 24
Finished Jun 29 06:21:28 PM PDT 24
Peak memory 146736 kb
Host smart-f242bc07-0a34-4ae7-8525-9b042f8b2349
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2003298743 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 485.prim_prince_test.2003298743
Directory /workspace/485.prim_prince_test/latest

Test location /workspace/coverage/default/486.prim_prince_test.990300280
Short name T122
Test name
Test status
Simulation time 2810240780 ps
CPU time 48.36 seconds
Started Jun 29 06:21:11 PM PDT 24
Finished Jun 29 06:22:11 PM PDT 24
Peak memory 146812 kb
Host smart-c748c229-ca16-4c78-b218-05c593b60728
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=990300280 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 486.prim_prince_test.990300280
Directory /workspace/486.prim_prince_test/latest

Test location /workspace/coverage/default/487.prim_prince_test.1082674482
Short name T129
Test name
Test status
Simulation time 1266717462 ps
CPU time 21.45 seconds
Started Jun 29 06:21:13 PM PDT 24
Finished Jun 29 06:21:39 PM PDT 24
Peak memory 146756 kb
Host smart-e1b01439-cae8-43c1-b29e-3cf61d808d26
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1082674482 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 487.prim_prince_test.1082674482
Directory /workspace/487.prim_prince_test/latest

Test location /workspace/coverage/default/488.prim_prince_test.1487178152
Short name T448
Test name
Test status
Simulation time 1660750775 ps
CPU time 28.67 seconds
Started Jun 29 06:21:09 PM PDT 24
Finished Jun 29 06:21:46 PM PDT 24
Peak memory 146680 kb
Host smart-f5a16210-919b-496d-a2ca-0119eb1969bc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1487178152 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 488.prim_prince_test.1487178152
Directory /workspace/488.prim_prince_test/latest

Test location /workspace/coverage/default/489.prim_prince_test.2869705846
Short name T330
Test name
Test status
Simulation time 1628635689 ps
CPU time 28.21 seconds
Started Jun 29 06:21:12 PM PDT 24
Finished Jun 29 06:21:47 PM PDT 24
Peak memory 146700 kb
Host smart-45f14377-3fc3-4ab9-a267-6fd98ae00ce7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2869705846 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 489.prim_prince_test.2869705846
Directory /workspace/489.prim_prince_test/latest

Test location /workspace/coverage/default/49.prim_prince_test.2994803710
Short name T291
Test name
Test status
Simulation time 3443753217 ps
CPU time 57.01 seconds
Started Jun 29 06:17:56 PM PDT 24
Finished Jun 29 06:19:06 PM PDT 24
Peak memory 146804 kb
Host smart-74aba49a-dc4e-482d-ae53-97b99018dbb0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2994803710 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 49.prim_prince_test.2994803710
Directory /workspace/49.prim_prince_test/latest

Test location /workspace/coverage/default/490.prim_prince_test.213675091
Short name T37
Test name
Test status
Simulation time 2331702645 ps
CPU time 39.28 seconds
Started Jun 29 06:21:11 PM PDT 24
Finished Jun 29 06:21:59 PM PDT 24
Peak memory 146816 kb
Host smart-15ca5534-59d6-4d3b-b655-9f6c508b4a7f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=213675091 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 490.prim_prince_test.213675091
Directory /workspace/490.prim_prince_test/latest

Test location /workspace/coverage/default/491.prim_prince_test.1026208817
Short name T485
Test name
Test status
Simulation time 1970158463 ps
CPU time 34.53 seconds
Started Jun 29 06:21:14 PM PDT 24
Finished Jun 29 06:21:58 PM PDT 24
Peak memory 146732 kb
Host smart-e5aaee55-615f-4856-b09e-0aab46ca8632
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1026208817 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 491.prim_prince_test.1026208817
Directory /workspace/491.prim_prince_test/latest

Test location /workspace/coverage/default/492.prim_prince_test.1455861007
Short name T372
Test name
Test status
Simulation time 2587750456 ps
CPU time 44.68 seconds
Started Jun 29 06:21:07 PM PDT 24
Finished Jun 29 06:22:03 PM PDT 24
Peak memory 146800 kb
Host smart-fd06e92a-6eb5-423b-89f6-7012effdb735
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1455861007 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 492.prim_prince_test.1455861007
Directory /workspace/492.prim_prince_test/latest

Test location /workspace/coverage/default/493.prim_prince_test.375213760
Short name T237
Test name
Test status
Simulation time 3013406075 ps
CPU time 51.22 seconds
Started Jun 29 06:21:07 PM PDT 24
Finished Jun 29 06:22:10 PM PDT 24
Peak memory 146796 kb
Host smart-9be6c7e5-8ec7-4d61-b6be-c5cf5878347a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=375213760 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 493.prim_prince_test.375213760
Directory /workspace/493.prim_prince_test/latest

Test location /workspace/coverage/default/494.prim_prince_test.4069014264
Short name T145
Test name
Test status
Simulation time 1226722931 ps
CPU time 21.14 seconds
Started Jun 29 06:21:11 PM PDT 24
Finished Jun 29 06:21:38 PM PDT 24
Peak memory 146740 kb
Host smart-169350e3-dcec-4842-873d-b4944562dc7b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4069014264 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 494.prim_prince_test.4069014264
Directory /workspace/494.prim_prince_test/latest

Test location /workspace/coverage/default/495.prim_prince_test.649307131
Short name T292
Test name
Test status
Simulation time 2803166636 ps
CPU time 47.26 seconds
Started Jun 29 06:21:13 PM PDT 24
Finished Jun 29 06:22:11 PM PDT 24
Peak memory 146828 kb
Host smart-6af71101-b8a8-4d5e-817d-d741f4c9bb56
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=649307131 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 495.prim_prince_test.649307131
Directory /workspace/495.prim_prince_test/latest

Test location /workspace/coverage/default/496.prim_prince_test.926005067
Short name T386
Test name
Test status
Simulation time 2031261459 ps
CPU time 34.94 seconds
Started Jun 29 06:21:07 PM PDT 24
Finished Jun 29 06:21:50 PM PDT 24
Peak memory 146752 kb
Host smart-06e0f66f-170d-4d1d-ae67-17f82052471b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=926005067 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 496.prim_prince_test.926005067
Directory /workspace/496.prim_prince_test/latest

Test location /workspace/coverage/default/497.prim_prince_test.3022926595
Short name T223
Test name
Test status
Simulation time 1413800217 ps
CPU time 24.58 seconds
Started Jun 29 06:21:20 PM PDT 24
Finished Jun 29 06:21:52 PM PDT 24
Peak memory 146680 kb
Host smart-e75432cf-2e36-4480-a538-346accccc84b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3022926595 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 497.prim_prince_test.3022926595
Directory /workspace/497.prim_prince_test/latest

Test location /workspace/coverage/default/498.prim_prince_test.2375755458
Short name T391
Test name
Test status
Simulation time 1604971250 ps
CPU time 27.21 seconds
Started Jun 29 06:21:18 PM PDT 24
Finished Jun 29 06:21:52 PM PDT 24
Peak memory 146736 kb
Host smart-0377116d-897d-431d-9480-5b40716f03fb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2375755458 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 498.prim_prince_test.2375755458
Directory /workspace/498.prim_prince_test/latest

Test location /workspace/coverage/default/499.prim_prince_test.751212102
Short name T471
Test name
Test status
Simulation time 2996158328 ps
CPU time 51.32 seconds
Started Jun 29 06:21:20 PM PDT 24
Finished Jun 29 06:22:25 PM PDT 24
Peak memory 146816 kb
Host smart-699fccbe-b1ef-4f95-881c-5ada93c2a006
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=751212102 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 499.prim_prince_test.751212102
Directory /workspace/499.prim_prince_test/latest

Test location /workspace/coverage/default/5.prim_prince_test.1879464043
Short name T445
Test name
Test status
Simulation time 2925763252 ps
CPU time 49.4 seconds
Started Jun 29 06:17:41 PM PDT 24
Finished Jun 29 06:18:43 PM PDT 24
Peak memory 146796 kb
Host smart-c4c1bc49-2ae6-4b6a-b164-4c3b489d074b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1879464043 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 5.prim_prince_test.1879464043
Directory /workspace/5.prim_prince_test/latest

Test location /workspace/coverage/default/50.prim_prince_test.4291509664
Short name T265
Test name
Test status
Simulation time 3437517910 ps
CPU time 57.56 seconds
Started Jun 29 06:17:57 PM PDT 24
Finished Jun 29 06:19:09 PM PDT 24
Peak memory 146812 kb
Host smart-d9571474-534d-4f6f-ac75-3066cf600da4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4291509664 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 50.prim_prince_test.4291509664
Directory /workspace/50.prim_prince_test/latest

Test location /workspace/coverage/default/51.prim_prince_test.353794761
Short name T422
Test name
Test status
Simulation time 3626165620 ps
CPU time 60.6 seconds
Started Jun 29 06:17:56 PM PDT 24
Finished Jun 29 06:19:12 PM PDT 24
Peak memory 146800 kb
Host smart-04a3b109-9e76-40bf-9952-3a2b89b7cd0c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=353794761 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 51.prim_prince_test.353794761
Directory /workspace/51.prim_prince_test/latest

Test location /workspace/coverage/default/52.prim_prince_test.33891649
Short name T119
Test name
Test status
Simulation time 3353504516 ps
CPU time 55.07 seconds
Started Jun 29 06:17:57 PM PDT 24
Finished Jun 29 06:19:05 PM PDT 24
Peak memory 146788 kb
Host smart-de161b71-d296-4f4f-9e2d-abc035fecbdd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=33891649 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 52.prim_prince_test.33891649
Directory /workspace/52.prim_prince_test/latest

Test location /workspace/coverage/default/53.prim_prince_test.4113648207
Short name T211
Test name
Test status
Simulation time 2899622032 ps
CPU time 48.55 seconds
Started Jun 29 06:17:59 PM PDT 24
Finished Jun 29 06:18:59 PM PDT 24
Peak memory 146800 kb
Host smart-fd0e8bcc-4f83-473d-9601-6a68ebbedfe0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4113648207 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 53.prim_prince_test.4113648207
Directory /workspace/53.prim_prince_test/latest

Test location /workspace/coverage/default/54.prim_prince_test.4062523159
Short name T397
Test name
Test status
Simulation time 2446052614 ps
CPU time 40.95 seconds
Started Jun 29 06:17:56 PM PDT 24
Finished Jun 29 06:18:48 PM PDT 24
Peak memory 146820 kb
Host smart-41daddc8-8ac4-44bf-8fa7-95a5a033eea1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4062523159 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 54.prim_prince_test.4062523159
Directory /workspace/54.prim_prince_test/latest

Test location /workspace/coverage/default/55.prim_prince_test.2047696897
Short name T255
Test name
Test status
Simulation time 942438755 ps
CPU time 15.91 seconds
Started Jun 29 06:17:58 PM PDT 24
Finished Jun 29 06:18:18 PM PDT 24
Peak memory 146756 kb
Host smart-3ee481c2-b664-4bde-a6de-5b6875fb0289
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2047696897 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 55.prim_prince_test.2047696897
Directory /workspace/55.prim_prince_test/latest

Test location /workspace/coverage/default/56.prim_prince_test.120089883
Short name T54
Test name
Test status
Simulation time 3445386069 ps
CPU time 57.31 seconds
Started Jun 29 06:17:56 PM PDT 24
Finished Jun 29 06:19:08 PM PDT 24
Peak memory 146784 kb
Host smart-a7083c34-9bb7-4365-8f24-c30248aaff83
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=120089883 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 56.prim_prince_test.120089883
Directory /workspace/56.prim_prince_test/latest

Test location /workspace/coverage/default/57.prim_prince_test.1821115293
Short name T437
Test name
Test status
Simulation time 960622841 ps
CPU time 16.13 seconds
Started Jun 29 06:17:57 PM PDT 24
Finished Jun 29 06:18:18 PM PDT 24
Peak memory 146692 kb
Host smart-e93da510-387a-4f7b-89c0-aa2ecdd21a43
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1821115293 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 57.prim_prince_test.1821115293
Directory /workspace/57.prim_prince_test/latest

Test location /workspace/coverage/default/58.prim_prince_test.99546038
Short name T152
Test name
Test status
Simulation time 1370603355 ps
CPU time 24.21 seconds
Started Jun 29 06:17:56 PM PDT 24
Finished Jun 29 06:18:28 PM PDT 24
Peak memory 146740 kb
Host smart-5aefcdb4-dd1a-4ff5-ade1-644e1e55c479
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=99546038 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspa
ce/coverage/default.vdb -cm_log /dev/null -cm_name 58.prim_prince_test.99546038
Directory /workspace/58.prim_prince_test/latest

Test location /workspace/coverage/default/59.prim_prince_test.2441765122
Short name T34
Test name
Test status
Simulation time 2677503762 ps
CPU time 46.03 seconds
Started Jun 29 06:18:00 PM PDT 24
Finished Jun 29 06:18:59 PM PDT 24
Peak memory 146888 kb
Host smart-d68180b6-e808-41ae-99ae-667fa3b17eea
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2441765122 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 59.prim_prince_test.2441765122
Directory /workspace/59.prim_prince_test/latest

Test location /workspace/coverage/default/6.prim_prince_test.119504034
Short name T210
Test name
Test status
Simulation time 3475332895 ps
CPU time 57.41 seconds
Started Jun 29 06:17:40 PM PDT 24
Finished Jun 29 06:18:51 PM PDT 24
Peak memory 146808 kb
Host smart-c4ca835d-89ee-4afa-a29c-5eab83e26dc7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=119504034 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 6.prim_prince_test.119504034
Directory /workspace/6.prim_prince_test/latest

Test location /workspace/coverage/default/60.prim_prince_test.1990521783
Short name T128
Test name
Test status
Simulation time 2943355251 ps
CPU time 49.85 seconds
Started Jun 29 06:17:56 PM PDT 24
Finished Jun 29 06:18:59 PM PDT 24
Peak memory 146820 kb
Host smart-7bfaf9e1-1b5c-451a-b930-c7e1aa13ba45
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1990521783 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 60.prim_prince_test.1990521783
Directory /workspace/60.prim_prince_test/latest

Test location /workspace/coverage/default/61.prim_prince_test.2305671992
Short name T230
Test name
Test status
Simulation time 845247275 ps
CPU time 13.85 seconds
Started Jun 29 06:18:04 PM PDT 24
Finished Jun 29 06:18:21 PM PDT 24
Peak memory 146752 kb
Host smart-8c55ac7c-d064-4c7b-a828-3e875cf6a3cf
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2305671992 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 61.prim_prince_test.2305671992
Directory /workspace/61.prim_prince_test/latest

Test location /workspace/coverage/default/62.prim_prince_test.3140411816
Short name T137
Test name
Test status
Simulation time 787541129 ps
CPU time 13.43 seconds
Started Jun 29 06:18:05 PM PDT 24
Finished Jun 29 06:18:22 PM PDT 24
Peak memory 146756 kb
Host smart-55f951e9-0691-4f93-a5af-84b53b09bac0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3140411816 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 62.prim_prince_test.3140411816
Directory /workspace/62.prim_prince_test/latest

Test location /workspace/coverage/default/63.prim_prince_test.597977084
Short name T440
Test name
Test status
Simulation time 2312327928 ps
CPU time 40.34 seconds
Started Jun 29 06:18:05 PM PDT 24
Finished Jun 29 06:18:57 PM PDT 24
Peak memory 146800 kb
Host smart-63be511f-fed9-4ba9-a2ec-f33c7bb5ddfd
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=597977084 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 63.prim_prince_test.597977084
Directory /workspace/63.prim_prince_test/latest

Test location /workspace/coverage/default/64.prim_prince_test.4198282988
Short name T61
Test name
Test status
Simulation time 1825725204 ps
CPU time 30.56 seconds
Started Jun 29 06:18:07 PM PDT 24
Finished Jun 29 06:18:44 PM PDT 24
Peak memory 146756 kb
Host smart-d8d57f6c-b12d-4b61-837d-4effcfd9ce9e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4198282988 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 64.prim_prince_test.4198282988
Directory /workspace/64.prim_prince_test/latest

Test location /workspace/coverage/default/65.prim_prince_test.3786072463
Short name T202
Test name
Test status
Simulation time 763958795 ps
CPU time 13.1 seconds
Started Jun 29 06:18:07 PM PDT 24
Finished Jun 29 06:18:24 PM PDT 24
Peak memory 146736 kb
Host smart-b44080ee-9766-4566-9450-7c6ec117009e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3786072463 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 65.prim_prince_test.3786072463
Directory /workspace/65.prim_prince_test/latest

Test location /workspace/coverage/default/66.prim_prince_test.181035217
Short name T456
Test name
Test status
Simulation time 2805989121 ps
CPU time 47.24 seconds
Started Jun 29 06:18:06 PM PDT 24
Finished Jun 29 06:19:05 PM PDT 24
Peak memory 146800 kb
Host smart-6e1b169a-448c-4580-93d4-a6c52cf93f9f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=181035217 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 66.prim_prince_test.181035217
Directory /workspace/66.prim_prince_test/latest

Test location /workspace/coverage/default/67.prim_prince_test.171678382
Short name T469
Test name
Test status
Simulation time 1914264882 ps
CPU time 32.23 seconds
Started Jun 29 06:18:05 PM PDT 24
Finished Jun 29 06:18:46 PM PDT 24
Peak memory 146736 kb
Host smart-e687d5be-122d-4477-b372-c01f15bbffe0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=171678382 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 67.prim_prince_test.171678382
Directory /workspace/67.prim_prince_test/latest

Test location /workspace/coverage/default/68.prim_prince_test.3935490415
Short name T345
Test name
Test status
Simulation time 1223550526 ps
CPU time 20.13 seconds
Started Jun 29 06:18:06 PM PDT 24
Finished Jun 29 06:18:30 PM PDT 24
Peak memory 146756 kb
Host smart-34ece5e2-dc37-4b5d-9995-792a011b3213
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3935490415 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 68.prim_prince_test.3935490415
Directory /workspace/68.prim_prince_test/latest

Test location /workspace/coverage/default/69.prim_prince_test.3504387095
Short name T204
Test name
Test status
Simulation time 1944807773 ps
CPU time 32.17 seconds
Started Jun 29 06:18:06 PM PDT 24
Finished Jun 29 06:18:45 PM PDT 24
Peak memory 146756 kb
Host smart-e8b1ebf1-1c8d-42b3-b28b-f2e0f3f4adba
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3504387095 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 69.prim_prince_test.3504387095
Directory /workspace/69.prim_prince_test/latest

Test location /workspace/coverage/default/7.prim_prince_test.2028224951
Short name T193
Test name
Test status
Simulation time 1846596255 ps
CPU time 30.54 seconds
Started Jun 29 06:17:44 PM PDT 24
Finished Jun 29 06:18:22 PM PDT 24
Peak memory 146692 kb
Host smart-50ab98b0-ecd6-4a4f-82e0-f50b022abbce
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2028224951 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 7.prim_prince_test.2028224951
Directory /workspace/7.prim_prince_test/latest

Test location /workspace/coverage/default/70.prim_prince_test.5954240
Short name T233
Test name
Test status
Simulation time 2783264120 ps
CPU time 46.37 seconds
Started Jun 29 06:18:05 PM PDT 24
Finished Jun 29 06:19:03 PM PDT 24
Peak memory 146820 kb
Host smart-b6b959c0-4722-40e5-9dc7-38a1630fdd71
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=5954240 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspac
e/coverage/default.vdb -cm_log /dev/null -cm_name 70.prim_prince_test.5954240
Directory /workspace/70.prim_prince_test/latest

Test location /workspace/coverage/default/71.prim_prince_test.1263840228
Short name T240
Test name
Test status
Simulation time 2990343097 ps
CPU time 51.53 seconds
Started Jun 29 06:18:04 PM PDT 24
Finished Jun 29 06:19:09 PM PDT 24
Peak memory 146800 kb
Host smart-490f7270-62a8-4986-bf3b-e024a5a46184
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1263840228 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 71.prim_prince_test.1263840228
Directory /workspace/71.prim_prince_test/latest

Test location /workspace/coverage/default/72.prim_prince_test.690111903
Short name T188
Test name
Test status
Simulation time 3132851921 ps
CPU time 51.57 seconds
Started Jun 29 06:18:05 PM PDT 24
Finished Jun 29 06:19:08 PM PDT 24
Peak memory 146800 kb
Host smart-a1875ad4-f3f1-44c5-8492-67b6df92c2cb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=690111903 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 72.prim_prince_test.690111903
Directory /workspace/72.prim_prince_test/latest

Test location /workspace/coverage/default/73.prim_prince_test.3353905410
Short name T62
Test name
Test status
Simulation time 1517353495 ps
CPU time 25.62 seconds
Started Jun 29 06:18:05 PM PDT 24
Finished Jun 29 06:18:38 PM PDT 24
Peak memory 146724 kb
Host smart-994466c8-7185-4e92-a114-c24b8916d60e
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3353905410 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 73.prim_prince_test.3353905410
Directory /workspace/73.prim_prince_test/latest

Test location /workspace/coverage/default/74.prim_prince_test.132318465
Short name T5
Test name
Test status
Simulation time 3145210302 ps
CPU time 51.82 seconds
Started Jun 29 06:18:05 PM PDT 24
Finished Jun 29 06:19:08 PM PDT 24
Peak memory 146800 kb
Host smart-8b4ee4fb-8506-4519-885b-b560fdf2dc70
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=132318465 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 74.prim_prince_test.132318465
Directory /workspace/74.prim_prince_test/latest

Test location /workspace/coverage/default/75.prim_prince_test.2610821092
Short name T251
Test name
Test status
Simulation time 3456784877 ps
CPU time 57.03 seconds
Started Jun 29 06:18:05 PM PDT 24
Finished Jun 29 06:19:15 PM PDT 24
Peak memory 146820 kb
Host smart-33eb33ee-bbe4-4c27-9c6b-7502565e5955
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2610821092 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 75.prim_prince_test.2610821092
Directory /workspace/75.prim_prince_test/latest

Test location /workspace/coverage/default/76.prim_prince_test.2925133009
Short name T489
Test name
Test status
Simulation time 3280871437 ps
CPU time 55.76 seconds
Started Jun 29 06:18:05 PM PDT 24
Finished Jun 29 06:19:17 PM PDT 24
Peak memory 146784 kb
Host smart-0c5793ae-8f06-4aea-80f8-70abea464353
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2925133009 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 76.prim_prince_test.2925133009
Directory /workspace/76.prim_prince_test/latest

Test location /workspace/coverage/default/77.prim_prince_test.2250303677
Short name T290
Test name
Test status
Simulation time 3021194047 ps
CPU time 48.39 seconds
Started Jun 29 06:18:04 PM PDT 24
Finished Jun 29 06:19:02 PM PDT 24
Peak memory 146816 kb
Host smart-db59a30e-7556-43fe-ba94-dbfbb85ba712
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2250303677 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 77.prim_prince_test.2250303677
Directory /workspace/77.prim_prince_test/latest

Test location /workspace/coverage/default/78.prim_prince_test.2188283963
Short name T189
Test name
Test status
Simulation time 2955237777 ps
CPU time 51.72 seconds
Started Jun 29 06:18:06 PM PDT 24
Finished Jun 29 06:19:13 PM PDT 24
Peak memory 146820 kb
Host smart-dc8dcd15-3cd7-4080-b0f3-5c4455e917b0
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2188283963 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 78.prim_prince_test.2188283963
Directory /workspace/78.prim_prince_test/latest

Test location /workspace/coverage/default/79.prim_prince_test.657164457
Short name T423
Test name
Test status
Simulation time 2628036157 ps
CPU time 45.19 seconds
Started Jun 29 06:18:08 PM PDT 24
Finished Jun 29 06:19:05 PM PDT 24
Peak memory 146800 kb
Host smart-2eb178d2-3530-4862-a4c5-e75cffc281a7
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=657164457 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 79.prim_prince_test.657164457
Directory /workspace/79.prim_prince_test/latest

Test location /workspace/coverage/default/8.prim_prince_test.2668592568
Short name T253
Test name
Test status
Simulation time 3004967659 ps
CPU time 48.44 seconds
Started Jun 29 06:17:41 PM PDT 24
Finished Jun 29 06:18:40 PM PDT 24
Peak memory 146788 kb
Host smart-7e55802b-fee4-4930-b073-f4bc457f313a
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2668592568 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 8.prim_prince_test.2668592568
Directory /workspace/8.prim_prince_test/latest

Test location /workspace/coverage/default/80.prim_prince_test.635936939
Short name T31
Test name
Test status
Simulation time 2099154654 ps
CPU time 35 seconds
Started Jun 29 06:18:05 PM PDT 24
Finished Jun 29 06:18:48 PM PDT 24
Peak memory 146756 kb
Host smart-4ea0cfba-739c-40f2-be3a-8e5ece227cf1
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=635936939 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 80.prim_prince_test.635936939
Directory /workspace/80.prim_prince_test/latest

Test location /workspace/coverage/default/81.prim_prince_test.4120093465
Short name T444
Test name
Test status
Simulation time 2798516522 ps
CPU time 48.01 seconds
Started Jun 29 06:18:14 PM PDT 24
Finished Jun 29 06:19:15 PM PDT 24
Peak memory 146820 kb
Host smart-08628f63-7e8b-4373-9f67-6a63fb2f078b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4120093465 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 81.prim_prince_test.4120093465
Directory /workspace/81.prim_prince_test/latest

Test location /workspace/coverage/default/82.prim_prince_test.1339136854
Short name T56
Test name
Test status
Simulation time 1499531916 ps
CPU time 25.55 seconds
Started Jun 29 06:18:14 PM PDT 24
Finished Jun 29 06:18:46 PM PDT 24
Peak memory 146736 kb
Host smart-b0730a11-de22-443f-aa31-c9eedd502889
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1339136854 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 82.prim_prince_test.1339136854
Directory /workspace/82.prim_prince_test/latest

Test location /workspace/coverage/default/83.prim_prince_test.3431321622
Short name T498
Test name
Test status
Simulation time 1465593622 ps
CPU time 23.52 seconds
Started Jun 29 06:18:16 PM PDT 24
Finished Jun 29 06:18:45 PM PDT 24
Peak memory 146720 kb
Host smart-b92dcabf-53fe-42d2-ae91-357910c065dc
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3431321622 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 83.prim_prince_test.3431321622
Directory /workspace/83.prim_prince_test/latest

Test location /workspace/coverage/default/84.prim_prince_test.230516121
Short name T43
Test name
Test status
Simulation time 1228023646 ps
CPU time 21.09 seconds
Started Jun 29 06:18:15 PM PDT 24
Finished Jun 29 06:18:41 PM PDT 24
Peak memory 146736 kb
Host smart-635d2ca6-aa1f-4631-a432-db2f3f0303bb
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=230516121 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 84.prim_prince_test.230516121
Directory /workspace/84.prim_prince_test/latest

Test location /workspace/coverage/default/85.prim_prince_test.3173108381
Short name T69
Test name
Test status
Simulation time 1376031213 ps
CPU time 22.38 seconds
Started Jun 29 06:18:14 PM PDT 24
Finished Jun 29 06:18:42 PM PDT 24
Peak memory 146756 kb
Host smart-2b8b41c7-8a48-4c1d-ad77-7d640ec95ae3
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3173108381 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 85.prim_prince_test.3173108381
Directory /workspace/85.prim_prince_test/latest

Test location /workspace/coverage/default/86.prim_prince_test.866614804
Short name T431
Test name
Test status
Simulation time 2435240890 ps
CPU time 41.95 seconds
Started Jun 29 06:18:14 PM PDT 24
Finished Jun 29 06:19:06 PM PDT 24
Peak memory 146800 kb
Host smart-0a0c5011-e198-48e4-b841-7531ecc6fdc5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=866614804 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 86.prim_prince_test.866614804
Directory /workspace/86.prim_prince_test/latest

Test location /workspace/coverage/default/87.prim_prince_test.1885628534
Short name T174
Test name
Test status
Simulation time 3575954460 ps
CPU time 59.55 seconds
Started Jun 29 06:18:15 PM PDT 24
Finished Jun 29 06:19:28 PM PDT 24
Peak memory 146820 kb
Host smart-a5c0a621-f1c7-434f-8d24-ba8ca92f5223
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1885628534 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 87.prim_prince_test.1885628534
Directory /workspace/87.prim_prince_test/latest

Test location /workspace/coverage/default/88.prim_prince_test.625368085
Short name T455
Test name
Test status
Simulation time 971717650 ps
CPU time 16.38 seconds
Started Jun 29 06:18:14 PM PDT 24
Finished Jun 29 06:18:35 PM PDT 24
Peak memory 146736 kb
Host smart-d7e80a5e-edff-4c3e-998e-5b1d51624325
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=625368085 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 88.prim_prince_test.625368085
Directory /workspace/88.prim_prince_test/latest

Test location /workspace/coverage/default/89.prim_prince_test.4230148
Short name T221
Test name
Test status
Simulation time 3580940996 ps
CPU time 59.77 seconds
Started Jun 29 06:18:16 PM PDT 24
Finished Jun 29 06:19:30 PM PDT 24
Peak memory 146804 kb
Host smart-0763d044-ff6f-4ff0-bcb3-da7e74dde670
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4230148 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspac
e/coverage/default.vdb -cm_log /dev/null -cm_name 89.prim_prince_test.4230148
Directory /workspace/89.prim_prince_test/latest

Test location /workspace/coverage/default/9.prim_prince_test.2800018113
Short name T447
Test name
Test status
Simulation time 1367557743 ps
CPU time 23.54 seconds
Started Jun 29 06:17:42 PM PDT 24
Finished Jun 29 06:18:12 PM PDT 24
Peak memory 146744 kb
Host smart-a8795396-15ae-4652-ab50-8713cd5493b5
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2800018113 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 9.prim_prince_test.2800018113
Directory /workspace/9.prim_prince_test/latest

Test location /workspace/coverage/default/90.prim_prince_test.490637279
Short name T438
Test name
Test status
Simulation time 1907499157 ps
CPU time 30.67 seconds
Started Jun 29 06:18:16 PM PDT 24
Finished Jun 29 06:18:53 PM PDT 24
Peak memory 146700 kb
Host smart-a8904e4d-1d50-42c0-86f7-416be8122c71
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=490637279 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /worksp
ace/coverage/default.vdb -cm_log /dev/null -cm_name 90.prim_prince_test.490637279
Directory /workspace/90.prim_prince_test/latest

Test location /workspace/coverage/default/91.prim_prince_test.3270412619
Short name T88
Test name
Test status
Simulation time 1631949361 ps
CPU time 27.97 seconds
Started Jun 29 06:18:15 PM PDT 24
Finished Jun 29 06:18:50 PM PDT 24
Peak memory 146724 kb
Host smart-ade0b734-30b7-4bbd-8cec-3a050055e504
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3270412619 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 91.prim_prince_test.3270412619
Directory /workspace/91.prim_prince_test/latest

Test location /workspace/coverage/default/92.prim_prince_test.1062515753
Short name T198
Test name
Test status
Simulation time 1605228737 ps
CPU time 27.11 seconds
Started Jun 29 06:18:15 PM PDT 24
Finished Jun 29 06:18:49 PM PDT 24
Peak memory 146736 kb
Host smart-e7074041-2ae5-409d-96e6-d2145fde152f
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1062515753 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 92.prim_prince_test.1062515753
Directory /workspace/92.prim_prince_test/latest

Test location /workspace/coverage/default/93.prim_prince_test.3186873529
Short name T190
Test name
Test status
Simulation time 1533341482 ps
CPU time 25.12 seconds
Started Jun 29 06:18:15 PM PDT 24
Finished Jun 29 06:18:46 PM PDT 24
Peak memory 146756 kb
Host smart-1698c456-5155-4d06-89e4-b4c75d9e4fd4
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=3186873529 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 93.prim_prince_test.3186873529
Directory /workspace/93.prim_prince_test/latest

Test location /workspace/coverage/default/94.prim_prince_test.1373826437
Short name T433
Test name
Test status
Simulation time 1921913472 ps
CPU time 33.73 seconds
Started Jun 29 06:18:14 PM PDT 24
Finished Jun 29 06:18:58 PM PDT 24
Peak memory 146748 kb
Host smart-07713d98-179c-43a7-ae95-7d8cc343fc8c
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1373826437 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 94.prim_prince_test.1373826437
Directory /workspace/94.prim_prince_test/latest

Test location /workspace/coverage/default/95.prim_prince_test.1891134360
Short name T264
Test name
Test status
Simulation time 2920947033 ps
CPU time 47.69 seconds
Started Jun 29 06:18:16 PM PDT 24
Finished Jun 29 06:19:15 PM PDT 24
Peak memory 146796 kb
Host smart-0067f40a-20d9-4656-ac51-57d7442f7b66
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1891134360 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 95.prim_prince_test.1891134360
Directory /workspace/95.prim_prince_test/latest

Test location /workspace/coverage/default/96.prim_prince_test.1510727247
Short name T329
Test name
Test status
Simulation time 3198578683 ps
CPU time 53.31 seconds
Started Jun 29 06:18:16 PM PDT 24
Finished Jun 29 06:19:22 PM PDT 24
Peak memory 146820 kb
Host smart-591dfb26-e4b9-48bc-87d6-c0d0ea521498
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=1510727247 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 96.prim_prince_test.1510727247
Directory /workspace/96.prim_prince_test/latest

Test location /workspace/coverage/default/97.prim_prince_test.4294539269
Short name T218
Test name
Test status
Simulation time 1109535025 ps
CPU time 19.41 seconds
Started Jun 29 06:18:15 PM PDT 24
Finished Jun 29 06:18:40 PM PDT 24
Peak memory 146752 kb
Host smart-fa5b128d-ac48-4e65-83ee-45be8b29c206
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=4294539269 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 97.prim_prince_test.4294539269
Directory /workspace/97.prim_prince_test/latest

Test location /workspace/coverage/default/98.prim_prince_test.2642734036
Short name T47
Test name
Test status
Simulation time 3313388039 ps
CPU time 54.04 seconds
Started Jun 29 06:18:24 PM PDT 24
Finished Jun 29 06:19:30 PM PDT 24
Peak memory 146820 kb
Host smart-f59e4c6b-f9ae-4c09-ac3b-a72625f07d5b
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2642734036 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 98.prim_prince_test.2642734036
Directory /workspace/98.prim_prince_test/latest

Test location /workspace/coverage/default/99.prim_prince_test.2057843711
Short name T49
Test name
Test status
Simulation time 880863543 ps
CPU time 15.57 seconds
Started Jun 29 06:18:26 PM PDT 24
Finished Jun 29 06:18:46 PM PDT 24
Peak memory 146756 kb
Host smart-4f11a6b0-00a5-43e2-9f39-8372e0e21879
User root
Command /workspace/default/simv +cdc_instrumentation_enabled=1 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/hw/dv/tools
/sim.tcl +ntb_random_seed=2057843711 -assert nopostproc +UVM_TESTNAME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /works
pace/coverage/default.vdb -cm_log /dev/null -cm_name 99.prim_prince_test.2057843711
Directory /workspace/99.prim_prince_test/latest
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%