Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.72 96.96 93.40 97.88 100.00 98.68 98.04 99.07


Total test records in report: 795
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html
T548 /workspace/coverage/default/33.rom_ctrl_alert_test.370072719 Mar 26 02:47:00 PM PDT 24 Mar 26 02:47:16 PM PDT 24 2051609920 ps
T549 /workspace/coverage/default/17.rom_ctrl_stress_all.3841329631 Mar 26 03:21:31 PM PDT 24 Mar 26 03:21:45 PM PDT 24 5927057524 ps
T550 /workspace/coverage/default/3.rom_ctrl_corrupt_sig_fatal_chk.2800445509 Mar 26 03:21:19 PM PDT 24 Mar 26 03:24:39 PM PDT 24 18739829506 ps
T551 /workspace/coverage/default/40.rom_ctrl_stress_all.3338022671 Mar 26 02:47:06 PM PDT 24 Mar 26 02:47:19 PM PDT 24 207746207 ps
T552 /workspace/coverage/default/14.rom_ctrl_alert_test.4145208837 Mar 26 02:46:38 PM PDT 24 Mar 26 02:46:46 PM PDT 24 2284473159 ps
T553 /workspace/coverage/default/30.rom_ctrl_kmac_err_chk.1405751437 Mar 26 03:21:36 PM PDT 24 Mar 26 03:22:00 PM PDT 24 9535910676 ps
T554 /workspace/coverage/default/24.rom_ctrl_corrupt_sig_fatal_chk.1979830686 Mar 26 02:46:48 PM PDT 24 Mar 26 02:48:28 PM PDT 24 6529001504 ps
T555 /workspace/coverage/default/12.rom_ctrl_max_throughput_chk.2855645850 Mar 26 03:21:22 PM PDT 24 Mar 26 03:21:33 PM PDT 24 1003989768 ps
T556 /workspace/coverage/default/35.rom_ctrl_stress_all.857631554 Mar 26 02:47:01 PM PDT 24 Mar 26 02:47:08 PM PDT 24 485981267 ps
T557 /workspace/coverage/default/2.rom_ctrl_corrupt_sig_fatal_chk.2120101342 Mar 26 02:46:30 PM PDT 24 Mar 26 02:48:25 PM PDT 24 4280228433 ps
T558 /workspace/coverage/default/10.rom_ctrl_corrupt_sig_fatal_chk.576621551 Mar 26 02:46:37 PM PDT 24 Mar 26 02:48:24 PM PDT 24 2251915427 ps
T559 /workspace/coverage/default/6.rom_ctrl_stress_all.595595056 Mar 26 02:46:28 PM PDT 24 Mar 26 02:48:05 PM PDT 24 10649816619 ps
T560 /workspace/coverage/default/48.rom_ctrl_alert_test.612777489 Mar 26 02:47:26 PM PDT 24 Mar 26 02:47:43 PM PDT 24 8259357055 ps
T561 /workspace/coverage/default/38.rom_ctrl_stress_all.1491545848 Mar 26 02:46:58 PM PDT 24 Mar 26 02:47:51 PM PDT 24 19762537176 ps
T562 /workspace/coverage/default/5.rom_ctrl_kmac_err_chk.3052205708 Mar 26 03:21:21 PM PDT 24 Mar 26 03:21:34 PM PDT 24 2266907672 ps
T563 /workspace/coverage/default/9.rom_ctrl_smoke.892138726 Mar 26 02:46:37 PM PDT 24 Mar 26 02:47:10 PM PDT 24 16143995261 ps
T564 /workspace/coverage/default/42.rom_ctrl_stress_all.2149392622 Mar 26 03:21:52 PM PDT 24 Mar 26 03:22:24 PM PDT 24 6610184316 ps
T565 /workspace/coverage/default/23.rom_ctrl_corrupt_sig_fatal_chk.1758631037 Mar 26 02:46:47 PM PDT 24 Mar 26 02:49:43 PM PDT 24 7661115123 ps
T566 /workspace/coverage/default/1.rom_ctrl_alert_test.932363604 Mar 26 03:21:18 PM PDT 24 Mar 26 03:21:29 PM PDT 24 4222658742 ps
T567 /workspace/coverage/default/24.rom_ctrl_kmac_err_chk.4241210157 Mar 26 03:21:37 PM PDT 24 Mar 26 03:21:49 PM PDT 24 856808033 ps
T568 /workspace/coverage/default/7.rom_ctrl_smoke.2912820704 Mar 26 03:21:26 PM PDT 24 Mar 26 03:21:46 PM PDT 24 3145989796 ps
T109 /workspace/coverage/default/47.rom_ctrl_max_throughput_chk.3893326204 Mar 26 02:47:24 PM PDT 24 Mar 26 02:47:34 PM PDT 24 2676964956 ps
T569 /workspace/coverage/default/32.rom_ctrl_stress_all_with_rand_reset.2908378 Mar 26 03:21:50 PM PDT 24 Mar 26 03:34:57 PM PDT 24 113378102086 ps
T570 /workspace/coverage/default/21.rom_ctrl_stress_all.3963463256 Mar 26 03:21:38 PM PDT 24 Mar 26 03:22:16 PM PDT 24 3244678643 ps
T571 /workspace/coverage/default/44.rom_ctrl_max_throughput_chk.3889389717 Mar 26 03:21:45 PM PDT 24 Mar 26 03:22:01 PM PDT 24 1908049643 ps
T572 /workspace/coverage/default/26.rom_ctrl_stress_all_with_rand_reset.1355739436 Mar 26 02:46:52 PM PDT 24 Mar 26 03:02:48 PM PDT 24 50923266485 ps
T573 /workspace/coverage/default/19.rom_ctrl_alert_test.3286951853 Mar 26 02:46:41 PM PDT 24 Mar 26 02:46:48 PM PDT 24 805782804 ps
T574 /workspace/coverage/default/1.rom_ctrl_corrupt_sig_fatal_chk.1588594433 Mar 26 03:21:19 PM PDT 24 Mar 26 03:25:50 PM PDT 24 26734040809 ps
T575 /workspace/coverage/default/32.rom_ctrl_kmac_err_chk.3151645669 Mar 26 03:21:42 PM PDT 24 Mar 26 03:22:05 PM PDT 24 2601401095 ps
T576 /workspace/coverage/default/46.rom_ctrl_kmac_err_chk.399024137 Mar 26 02:47:21 PM PDT 24 Mar 26 02:47:43 PM PDT 24 10226269781 ps
T577 /workspace/coverage/default/8.rom_ctrl_kmac_err_chk.1102858032 Mar 26 02:46:28 PM PDT 24 Mar 26 02:46:38 PM PDT 24 692851846 ps
T578 /workspace/coverage/default/36.rom_ctrl_corrupt_sig_fatal_chk.3273842469 Mar 26 03:21:51 PM PDT 24 Mar 26 03:23:14 PM PDT 24 1313724831 ps
T579 /workspace/coverage/default/46.rom_ctrl_corrupt_sig_fatal_chk.3463159799 Mar 26 02:47:22 PM PDT 24 Mar 26 02:52:55 PM PDT 24 128099766518 ps
T580 /workspace/coverage/default/6.rom_ctrl_smoke.265150069 Mar 26 03:21:17 PM PDT 24 Mar 26 03:21:33 PM PDT 24 777879691 ps
T581 /workspace/coverage/default/34.rom_ctrl_smoke.58516815 Mar 26 03:21:32 PM PDT 24 Mar 26 03:22:09 PM PDT 24 41836214757 ps
T582 /workspace/coverage/default/12.rom_ctrl_stress_all.1310075096 Mar 26 02:46:37 PM PDT 24 Mar 26 02:47:14 PM PDT 24 33677519021 ps
T583 /workspace/coverage/default/22.rom_ctrl_stress_all.2868038689 Mar 26 03:21:34 PM PDT 24 Mar 26 03:22:08 PM PDT 24 11340560275 ps
T584 /workspace/coverage/default/5.rom_ctrl_alert_test.4184467235 Mar 26 02:46:28 PM PDT 24 Mar 26 02:46:38 PM PDT 24 6776253278 ps
T42 /workspace/coverage/default/1.rom_ctrl_sec_cm.1546370864 Mar 26 02:46:14 PM PDT 24 Mar 26 02:47:09 PM PDT 24 1719653312 ps
T585 /workspace/coverage/default/49.rom_ctrl_stress_all.1226455861 Mar 26 02:47:24 PM PDT 24 Mar 26 02:48:07 PM PDT 24 6205737981 ps
T586 /workspace/coverage/default/1.rom_ctrl_stress_all.4052214360 Mar 26 02:46:17 PM PDT 24 Mar 26 02:46:58 PM PDT 24 11980130797 ps
T587 /workspace/coverage/default/0.rom_ctrl_kmac_err_chk.533149216 Mar 26 03:21:06 PM PDT 24 Mar 26 03:21:34 PM PDT 24 5167089869 ps
T588 /workspace/coverage/default/49.rom_ctrl_smoke.3314865406 Mar 26 02:47:21 PM PDT 24 Mar 26 02:47:43 PM PDT 24 1437930416 ps
T589 /workspace/coverage/default/21.rom_ctrl_corrupt_sig_fatal_chk.2940983617 Mar 26 02:46:42 PM PDT 24 Mar 26 02:49:36 PM PDT 24 48120751827 ps
T590 /workspace/coverage/default/22.rom_ctrl_alert_test.3803842876 Mar 26 03:21:37 PM PDT 24 Mar 26 03:21:41 PM PDT 24 1382471809 ps
T591 /workspace/coverage/default/17.rom_ctrl_stress_all.3567648267 Mar 26 02:46:42 PM PDT 24 Mar 26 02:47:17 PM PDT 24 687255151 ps
T592 /workspace/coverage/default/37.rom_ctrl_alert_test.1294959554 Mar 26 03:21:47 PM PDT 24 Mar 26 03:21:59 PM PDT 24 4448499275 ps
T593 /workspace/coverage/default/18.rom_ctrl_stress_all.469515391 Mar 26 02:46:42 PM PDT 24 Mar 26 02:47:52 PM PDT 24 37999276928 ps
T594 /workspace/coverage/default/28.rom_ctrl_alert_test.2956111102 Mar 26 02:46:50 PM PDT 24 Mar 26 02:47:01 PM PDT 24 942163669 ps
T595 /workspace/coverage/default/20.rom_ctrl_kmac_err_chk.3272315977 Mar 26 02:46:43 PM PDT 24 Mar 26 02:47:15 PM PDT 24 4018813942 ps
T596 /workspace/coverage/default/4.rom_ctrl_alert_test.233878703 Mar 26 03:21:31 PM PDT 24 Mar 26 03:21:36 PM PDT 24 824556504 ps
T597 /workspace/coverage/default/9.rom_ctrl_smoke.848341899 Mar 26 03:21:16 PM PDT 24 Mar 26 03:21:35 PM PDT 24 1053888856 ps
T598 /workspace/coverage/default/47.rom_ctrl_smoke.2145213490 Mar 26 02:47:22 PM PDT 24 Mar 26 02:47:45 PM PDT 24 4145695960 ps
T599 /workspace/coverage/default/0.rom_ctrl_smoke.4125979926 Mar 26 03:21:04 PM PDT 24 Mar 26 03:21:35 PM PDT 24 13124121223 ps
T600 /workspace/coverage/default/0.rom_ctrl_alert_test.4229103596 Mar 26 02:46:13 PM PDT 24 Mar 26 02:46:27 PM PDT 24 3369968397 ps
T601 /workspace/coverage/default/15.rom_ctrl_alert_test.3032701553 Mar 26 02:46:38 PM PDT 24 Mar 26 02:46:54 PM PDT 24 7226790325 ps
T602 /workspace/coverage/default/31.rom_ctrl_max_throughput_chk.4004141367 Mar 26 03:21:37 PM PDT 24 Mar 26 03:21:47 PM PDT 24 2018469551 ps
T603 /workspace/coverage/default/7.rom_ctrl_corrupt_sig_fatal_chk.3813978686 Mar 26 02:46:31 PM PDT 24 Mar 26 02:49:11 PM PDT 24 2125702001 ps
T604 /workspace/coverage/default/16.rom_ctrl_alert_test.189779955 Mar 26 02:46:40 PM PDT 24 Mar 26 02:46:48 PM PDT 24 1265637536 ps
T605 /workspace/coverage/default/49.rom_ctrl_kmac_err_chk.4220888918 Mar 26 02:47:23 PM PDT 24 Mar 26 02:47:52 PM PDT 24 64107360414 ps
T606 /workspace/coverage/default/6.rom_ctrl_max_throughput_chk.669878207 Mar 26 02:46:27 PM PDT 24 Mar 26 02:46:43 PM PDT 24 3410349100 ps
T607 /workspace/coverage/default/26.rom_ctrl_corrupt_sig_fatal_chk.272541729 Mar 26 02:46:51 PM PDT 24 Mar 26 02:51:58 PM PDT 24 28415269686 ps
T608 /workspace/coverage/default/42.rom_ctrl_max_throughput_chk.626665040 Mar 26 02:47:17 PM PDT 24 Mar 26 02:47:25 PM PDT 24 1438584756 ps
T609 /workspace/coverage/default/34.rom_ctrl_stress_all.3748950086 Mar 26 03:21:43 PM PDT 24 Mar 26 03:22:20 PM PDT 24 47774736767 ps
T610 /workspace/coverage/default/5.rom_ctrl_max_throughput_chk.1347746055 Mar 26 03:21:18 PM PDT 24 Mar 26 03:21:30 PM PDT 24 14247435007 ps
T611 /workspace/coverage/default/19.rom_ctrl_corrupt_sig_fatal_chk.764842690 Mar 26 02:46:41 PM PDT 24 Mar 26 02:48:55 PM PDT 24 57542855326 ps
T612 /workspace/coverage/default/34.rom_ctrl_alert_test.2264342740 Mar 26 03:21:33 PM PDT 24 Mar 26 03:21:38 PM PDT 24 168364387 ps
T613 /workspace/coverage/default/31.rom_ctrl_kmac_err_chk.1262739848 Mar 26 02:47:04 PM PDT 24 Mar 26 02:47:14 PM PDT 24 692139609 ps
T614 /workspace/coverage/default/32.rom_ctrl_smoke.1540291236 Mar 26 02:46:55 PM PDT 24 Mar 26 02:47:10 PM PDT 24 763577508 ps
T615 /workspace/coverage/default/8.rom_ctrl_max_throughput_chk.3872913810 Mar 26 02:46:28 PM PDT 24 Mar 26 02:46:36 PM PDT 24 801375162 ps
T616 /workspace/coverage/default/31.rom_ctrl_max_throughput_chk.688934478 Mar 26 02:46:56 PM PDT 24 Mar 26 02:47:02 PM PDT 24 96156375 ps
T617 /workspace/coverage/default/20.rom_ctrl_alert_test.1642425259 Mar 26 02:46:41 PM PDT 24 Mar 26 02:46:51 PM PDT 24 5495166650 ps
T618 /workspace/coverage/default/25.rom_ctrl_alert_test.714227603 Mar 26 03:21:25 PM PDT 24 Mar 26 03:21:32 PM PDT 24 1474340177 ps
T619 /workspace/coverage/default/19.rom_ctrl_stress_all.2199235654 Mar 26 02:46:43 PM PDT 24 Mar 26 02:46:59 PM PDT 24 6246785409 ps
T620 /workspace/coverage/default/39.rom_ctrl_max_throughput_chk.1015556602 Mar 26 02:47:09 PM PDT 24 Mar 26 02:47:26 PM PDT 24 7343281699 ps
T621 /workspace/coverage/default/4.rom_ctrl_kmac_err_chk.1064919156 Mar 26 02:46:30 PM PDT 24 Mar 26 02:46:50 PM PDT 24 23309863141 ps
T622 /workspace/coverage/default/19.rom_ctrl_max_throughput_chk.2210812789 Mar 26 02:46:39 PM PDT 24 Mar 26 02:46:56 PM PDT 24 8150407085 ps
T623 /workspace/coverage/default/8.rom_ctrl_max_throughput_chk.310562982 Mar 26 03:21:21 PM PDT 24 Mar 26 03:21:38 PM PDT 24 4198715704 ps
T624 /workspace/coverage/default/4.rom_ctrl_corrupt_sig_fatal_chk.4122040928 Mar 26 03:21:26 PM PDT 24 Mar 26 03:24:01 PM PDT 24 27783847812 ps
T625 /workspace/coverage/default/13.rom_ctrl_kmac_err_chk.2369158104 Mar 26 02:46:40 PM PDT 24 Mar 26 02:47:00 PM PDT 24 1737805765 ps
T626 /workspace/coverage/default/49.rom_ctrl_stress_all.3222634304 Mar 26 03:21:53 PM PDT 24 Mar 26 03:22:34 PM PDT 24 21575928648 ps
T627 /workspace/coverage/default/46.rom_ctrl_stress_all.3677716610 Mar 26 02:47:22 PM PDT 24 Mar 26 02:47:44 PM PDT 24 2105282543 ps
T628 /workspace/coverage/default/25.rom_ctrl_kmac_err_chk.3328332976 Mar 26 02:46:50 PM PDT 24 Mar 26 02:47:14 PM PDT 24 5054862039 ps
T629 /workspace/coverage/default/3.rom_ctrl_stress_all.2881599418 Mar 26 02:46:30 PM PDT 24 Mar 26 02:46:40 PM PDT 24 260240999 ps
T630 /workspace/coverage/default/34.rom_ctrl_max_throughput_chk.2377151998 Mar 26 02:46:55 PM PDT 24 Mar 26 02:47:08 PM PDT 24 2670681015 ps
T631 /workspace/coverage/default/31.rom_ctrl_corrupt_sig_fatal_chk.3021519185 Mar 26 02:47:03 PM PDT 24 Mar 26 02:48:59 PM PDT 24 5791209588 ps
T632 /workspace/coverage/default/19.rom_ctrl_max_throughput_chk.3544192726 Mar 26 03:21:24 PM PDT 24 Mar 26 03:21:33 PM PDT 24 463053761 ps
T633 /workspace/coverage/default/12.rom_ctrl_kmac_err_chk.1327388520 Mar 26 02:46:36 PM PDT 24 Mar 26 02:46:58 PM PDT 24 4020582544 ps
T634 /workspace/coverage/default/9.rom_ctrl_stress_all.2679819966 Mar 26 03:21:20 PM PDT 24 Mar 26 03:22:12 PM PDT 24 15343342369 ps
T635 /workspace/coverage/default/9.rom_ctrl_alert_test.2930051543 Mar 26 02:46:39 PM PDT 24 Mar 26 02:46:54 PM PDT 24 3155804798 ps
T636 /workspace/coverage/default/32.rom_ctrl_corrupt_sig_fatal_chk.2094037567 Mar 26 03:21:33 PM PDT 24 Mar 26 03:23:25 PM PDT 24 8654099483 ps
T637 /workspace/coverage/default/38.rom_ctrl_stress_all_with_rand_reset.929310950 Mar 26 02:47:03 PM PDT 24 Mar 26 05:29:52 PM PDT 24 97529956446 ps
T638 /workspace/coverage/default/2.rom_ctrl_kmac_err_chk.3231268876 Mar 26 02:46:28 PM PDT 24 Mar 26 02:46:38 PM PDT 24 692021767 ps
T639 /workspace/coverage/default/2.rom_ctrl_alert_test.841578227 Mar 26 03:21:20 PM PDT 24 Mar 26 03:21:29 PM PDT 24 1473997439 ps
T640 /workspace/coverage/default/27.rom_ctrl_corrupt_sig_fatal_chk.1369686823 Mar 26 03:21:50 PM PDT 24 Mar 26 03:24:08 PM PDT 24 25141119271 ps
T641 /workspace/coverage/default/8.rom_ctrl_stress_all_with_rand_reset.3034369683 Mar 26 02:46:29 PM PDT 24 Mar 26 04:04:15 PM PDT 24 127838935837 ps
T642 /workspace/coverage/default/36.rom_ctrl_alert_test.685639755 Mar 26 02:46:56 PM PDT 24 Mar 26 02:47:10 PM PDT 24 11625369815 ps
T643 /workspace/coverage/default/15.rom_ctrl_stress_all.374591930 Mar 26 02:46:40 PM PDT 24 Mar 26 02:47:05 PM PDT 24 12797552585 ps
T644 /workspace/coverage/default/35.rom_ctrl_smoke.951322543 Mar 26 02:47:06 PM PDT 24 Mar 26 02:47:17 PM PDT 24 261709534 ps
T645 /workspace/coverage/default/35.rom_ctrl_kmac_err_chk.2136774246 Mar 26 03:21:40 PM PDT 24 Mar 26 03:21:49 PM PDT 24 666856767 ps
T646 /workspace/coverage/default/36.rom_ctrl_smoke.1340799350 Mar 26 02:47:01 PM PDT 24 Mar 26 02:47:18 PM PDT 24 2208372643 ps
T647 /workspace/coverage/default/33.rom_ctrl_max_throughput_chk.3566210462 Mar 26 02:47:06 PM PDT 24 Mar 26 02:47:19 PM PDT 24 1294405156 ps
T648 /workspace/coverage/default/27.rom_ctrl_max_throughput_chk.2303524829 Mar 26 03:21:52 PM PDT 24 Mar 26 03:22:05 PM PDT 24 1363082804 ps
T649 /workspace/coverage/default/22.rom_ctrl_smoke.3287021762 Mar 26 02:46:39 PM PDT 24 Mar 26 02:46:59 PM PDT 24 26163325563 ps
T650 /workspace/coverage/default/34.rom_ctrl_corrupt_sig_fatal_chk.2038755445 Mar 26 02:47:24 PM PDT 24 Mar 26 02:50:25 PM PDT 24 6367470236 ps
T651 /workspace/coverage/default/30.rom_ctrl_stress_all_with_rand_reset.3334232076 Mar 26 03:21:48 PM PDT 24 Mar 26 04:08:38 PM PDT 24 142857654709 ps
T652 /workspace/coverage/default/42.rom_ctrl_corrupt_sig_fatal_chk.578495498 Mar 26 02:47:13 PM PDT 24 Mar 26 02:50:28 PM PDT 24 15744085522 ps
T653 /workspace/coverage/default/28.rom_ctrl_stress_all.445348193 Mar 26 02:46:51 PM PDT 24 Mar 26 02:47:02 PM PDT 24 844117049 ps
T654 /workspace/coverage/default/21.rom_ctrl_smoke.3675245908 Mar 26 02:46:38 PM PDT 24 Mar 26 02:46:48 PM PDT 24 200797605 ps
T655 /workspace/coverage/default/22.rom_ctrl_alert_test.606626031 Mar 26 02:46:48 PM PDT 24 Mar 26 02:47:04 PM PDT 24 4071505289 ps
T656 /workspace/coverage/default/12.rom_ctrl_alert_test.1172044838 Mar 26 03:21:25 PM PDT 24 Mar 26 03:21:32 PM PDT 24 1437541143 ps
T657 /workspace/coverage/default/31.rom_ctrl_smoke.260411603 Mar 26 02:46:56 PM PDT 24 Mar 26 02:47:30 PM PDT 24 37049045502 ps
T658 /workspace/coverage/default/15.rom_ctrl_kmac_err_chk.2833530820 Mar 26 02:46:37 PM PDT 24 Mar 26 02:46:59 PM PDT 24 8475410659 ps
T659 /workspace/coverage/default/33.rom_ctrl_kmac_err_chk.1478957176 Mar 26 03:21:50 PM PDT 24 Mar 26 03:22:00 PM PDT 24 725025641 ps
T660 /workspace/coverage/default/6.rom_ctrl_kmac_err_chk.482144312 Mar 26 03:21:19 PM PDT 24 Mar 26 03:21:28 PM PDT 24 924383446 ps
T661 /workspace/coverage/default/48.rom_ctrl_alert_test.3224067619 Mar 26 03:22:01 PM PDT 24 Mar 26 03:22:11 PM PDT 24 816098758 ps
T662 /workspace/coverage/default/7.rom_ctrl_alert_test.4221336620 Mar 26 02:46:31 PM PDT 24 Mar 26 02:46:42 PM PDT 24 1109281330 ps
T663 /workspace/coverage/default/20.rom_ctrl_kmac_err_chk.4033810978 Mar 26 03:21:33 PM PDT 24 Mar 26 03:21:43 PM PDT 24 754555115 ps
T664 /workspace/coverage/default/32.rom_ctrl_stress_all.2443208407 Mar 26 02:46:56 PM PDT 24 Mar 26 02:47:16 PM PDT 24 1835478030 ps
T665 /workspace/coverage/default/21.rom_ctrl_kmac_err_chk.3759718119 Mar 26 02:46:42 PM PDT 24 Mar 26 02:46:53 PM PDT 24 501691488 ps
T666 /workspace/coverage/default/10.rom_ctrl_max_throughput_chk.2321999484 Mar 26 03:21:23 PM PDT 24 Mar 26 03:21:37 PM PDT 24 3272327412 ps
T667 /workspace/coverage/default/4.rom_ctrl_stress_all.259822585 Mar 26 03:21:23 PM PDT 24 Mar 26 03:21:42 PM PDT 24 312482240 ps
T668 /workspace/coverage/default/22.rom_ctrl_max_throughput_chk.3243443096 Mar 26 03:21:24 PM PDT 24 Mar 26 03:21:35 PM PDT 24 867626681 ps
T669 /workspace/coverage/default/41.rom_ctrl_corrupt_sig_fatal_chk.901392134 Mar 26 03:21:53 PM PDT 24 Mar 26 03:24:06 PM PDT 24 8245759624 ps
T670 /workspace/coverage/default/13.rom_ctrl_stress_all.1962541284 Mar 26 02:46:39 PM PDT 24 Mar 26 02:46:59 PM PDT 24 2759219972 ps
T671 /workspace/coverage/default/2.rom_ctrl_stress_all.2601766220 Mar 26 03:21:20 PM PDT 24 Mar 26 03:23:16 PM PDT 24 41952503765 ps
T672 /workspace/coverage/default/8.rom_ctrl_smoke.53624805 Mar 26 03:21:18 PM PDT 24 Mar 26 03:21:56 PM PDT 24 17501429364 ps
T673 /workspace/coverage/default/28.rom_ctrl_max_throughput_chk.2733698159 Mar 26 03:21:36 PM PDT 24 Mar 26 03:21:51 PM PDT 24 6245160992 ps
T674 /workspace/coverage/default/36.rom_ctrl_kmac_err_chk.2764575698 Mar 26 02:46:56 PM PDT 24 Mar 26 02:47:13 PM PDT 24 2150801101 ps
T675 /workspace/coverage/default/17.rom_ctrl_smoke.906610787 Mar 26 02:46:40 PM PDT 24 Mar 26 02:46:50 PM PDT 24 191141385 ps
T676 /workspace/coverage/default/0.rom_ctrl_max_throughput_chk.2674217370 Mar 26 02:46:15 PM PDT 24 Mar 26 02:46:21 PM PDT 24 98767830 ps
T677 /workspace/coverage/default/24.rom_ctrl_alert_test.1903730500 Mar 26 02:46:50 PM PDT 24 Mar 26 02:47:05 PM PDT 24 1913520852 ps
T678 /workspace/coverage/default/31.rom_ctrl_stress_all.408664456 Mar 26 02:46:56 PM PDT 24 Mar 26 02:47:23 PM PDT 24 539750133 ps
T679 /workspace/coverage/default/30.rom_ctrl_max_throughput_chk.3649856017 Mar 26 02:46:55 PM PDT 24 Mar 26 02:47:13 PM PDT 24 3958870656 ps
T680 /workspace/coverage/default/1.rom_ctrl_kmac_err_chk.3815698952 Mar 26 02:46:23 PM PDT 24 Mar 26 02:46:40 PM PDT 24 2290024894 ps
T681 /workspace/coverage/default/10.rom_ctrl_max_throughput_chk.3974754603 Mar 26 02:46:39 PM PDT 24 Mar 26 02:46:49 PM PDT 24 3138657444 ps
T682 /workspace/coverage/default/15.rom_ctrl_max_throughput_chk.3127050930 Mar 26 02:46:40 PM PDT 24 Mar 26 02:46:55 PM PDT 24 6819058816 ps
T683 /workspace/coverage/default/15.rom_ctrl_corrupt_sig_fatal_chk.1890456204 Mar 26 02:46:40 PM PDT 24 Mar 26 02:48:39 PM PDT 24 19208678125 ps
T684 /workspace/coverage/default/38.rom_ctrl_alert_test.3036992717 Mar 26 02:47:04 PM PDT 24 Mar 26 02:47:16 PM PDT 24 4414355440 ps
T685 /workspace/coverage/default/48.rom_ctrl_kmac_err_chk.1572187851 Mar 26 02:47:28 PM PDT 24 Mar 26 02:47:43 PM PDT 24 3601843117 ps
T686 /workspace/coverage/default/46.rom_ctrl_corrupt_sig_fatal_chk.4075692433 Mar 26 03:21:56 PM PDT 24 Mar 26 03:25:16 PM PDT 24 16355915337 ps
T687 /workspace/coverage/default/47.rom_ctrl_smoke.597476617 Mar 26 03:21:56 PM PDT 24 Mar 26 03:22:06 PM PDT 24 386268546 ps
T688 /workspace/coverage/default/48.rom_ctrl_max_throughput_chk.3184951436 Mar 26 03:21:56 PM PDT 24 Mar 26 03:22:09 PM PDT 24 2541243135 ps
T689 /workspace/coverage/default/16.rom_ctrl_smoke.2605704291 Mar 26 02:46:36 PM PDT 24 Mar 26 02:46:51 PM PDT 24 772869173 ps
T111 /workspace/coverage/default/4.rom_ctrl_stress_all_with_rand_reset.1869524720 Mar 26 02:46:27 PM PDT 24 Mar 26 03:16:48 PM PDT 24 145354289978 ps
T690 /workspace/coverage/default/3.rom_ctrl_corrupt_sig_fatal_chk.3044044772 Mar 26 02:46:31 PM PDT 24 Mar 26 02:49:33 PM PDT 24 35501110561 ps
T691 /workspace/coverage/default/14.rom_ctrl_corrupt_sig_fatal_chk.4144775004 Mar 26 02:46:39 PM PDT 24 Mar 26 02:51:05 PM PDT 24 21993379466 ps
T692 /workspace/coverage/default/5.rom_ctrl_kmac_err_chk.1713756056 Mar 26 02:46:29 PM PDT 24 Mar 26 02:46:38 PM PDT 24 692907914 ps
T693 /workspace/coverage/default/27.rom_ctrl_stress_all.2515201858 Mar 26 03:21:45 PM PDT 24 Mar 26 03:22:23 PM PDT 24 4203898666 ps
T694 /workspace/coverage/default/19.rom_ctrl_smoke.2423740421 Mar 26 02:46:42 PM PDT 24 Mar 26 02:47:11 PM PDT 24 3676646925 ps
T695 /workspace/coverage/cover_reg_top/19.rom_ctrl_tl_errors.2436415803 Mar 26 02:45:43 PM PDT 24 Mar 26 02:45:55 PM PDT 24 4715702707 ps
T61 /workspace/coverage/cover_reg_top/6.rom_ctrl_tl_intg_err.953415729 Mar 26 02:45:19 PM PDT 24 Mar 26 02:46:38 PM PDT 24 4469443912 ps
T65 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_rw.3315938250 Mar 26 02:45:08 PM PDT 24 Mar 26 02:45:19 PM PDT 24 1160582976 ps
T66 /workspace/coverage/cover_reg_top/2.rom_ctrl_csr_rw.2354527286 Mar 26 02:45:14 PM PDT 24 Mar 26 02:45:19 PM PDT 24 501123239 ps
T105 /workspace/coverage/cover_reg_top/5.rom_ctrl_same_csr_outstanding.3795034053 Mar 26 02:45:19 PM PDT 24 Mar 26 02:45:29 PM PDT 24 962651794 ps
T696 /workspace/coverage/cover_reg_top/4.rom_ctrl_tl_errors.1765429431 Mar 26 02:45:16 PM PDT 24 Mar 26 02:45:28 PM PDT 24 1179409442 ps
T75 /workspace/coverage/cover_reg_top/19.rom_ctrl_same_csr_outstanding.3621870734 Mar 26 02:45:43 PM PDT 24 Mar 26 02:45:51 PM PDT 24 519803716 ps
T697 /workspace/coverage/cover_reg_top/8.rom_ctrl_csr_mem_rw_with_rand_reset.1843041724 Mar 26 02:45:13 PM PDT 24 Mar 26 02:45:18 PM PDT 24 394841854 ps
T106 /workspace/coverage/cover_reg_top/2.rom_ctrl_same_csr_outstanding.3639898848 Mar 26 02:45:14 PM PDT 24 Mar 26 02:45:27 PM PDT 24 6165206068 ps
T698 /workspace/coverage/cover_reg_top/11.rom_ctrl_csr_mem_rw_with_rand_reset.3997058620 Mar 26 02:45:26 PM PDT 24 Mar 26 02:45:43 PM PDT 24 1944072487 ps
T110 /workspace/coverage/cover_reg_top/10.rom_ctrl_csr_rw.4249857223 Mar 26 02:45:29 PM PDT 24 Mar 26 02:45:34 PM PDT 24 88294306 ps
T62 /workspace/coverage/cover_reg_top/17.rom_ctrl_tl_intg_err.703737963 Mar 26 02:45:32 PM PDT 24 Mar 26 02:46:13 PM PDT 24 1911078037 ps
T63 /workspace/coverage/cover_reg_top/16.rom_ctrl_tl_intg_err.2053764159 Mar 26 02:45:30 PM PDT 24 Mar 26 02:46:15 PM PDT 24 1429223187 ps
T699 /workspace/coverage/cover_reg_top/6.rom_ctrl_csr_mem_rw_with_rand_reset.3648324625 Mar 26 02:45:22 PM PDT 24 Mar 26 02:45:37 PM PDT 24 18500736993 ps
T76 /workspace/coverage/cover_reg_top/1.rom_ctrl_same_csr_outstanding.1428111513 Mar 26 02:45:08 PM PDT 24 Mar 26 02:45:20 PM PDT 24 5109113633 ps
T116 /workspace/coverage/cover_reg_top/1.rom_ctrl_tl_intg_err.141842325 Mar 26 02:45:09 PM PDT 24 Mar 26 02:45:45 PM PDT 24 562036901 ps
T77 /workspace/coverage/cover_reg_top/11.rom_ctrl_csr_rw.2516667853 Mar 26 02:45:25 PM PDT 24 Mar 26 02:45:29 PM PDT 24 85669643 ps
T78 /workspace/coverage/cover_reg_top/9.rom_ctrl_csr_rw.3084224227 Mar 26 02:45:25 PM PDT 24 Mar 26 02:45:35 PM PDT 24 945109579 ps
T107 /workspace/coverage/cover_reg_top/3.rom_ctrl_same_csr_outstanding.2511766785 Mar 26 02:45:15 PM PDT 24 Mar 26 02:45:27 PM PDT 24 1141582020 ps
T700 /workspace/coverage/cover_reg_top/3.rom_ctrl_csr_hw_reset.317936746 Mar 26 02:45:15 PM PDT 24 Mar 26 02:45:20 PM PDT 24 231744291 ps
T112 /workspace/coverage/cover_reg_top/4.rom_ctrl_tl_intg_err.117422618 Mar 26 02:45:17 PM PDT 24 Mar 26 02:45:58 PM PDT 24 853123493 ps
T79 /workspace/coverage/cover_reg_top/4.rom_ctrl_passthru_mem_tl_intg_err.3478731305 Mar 26 02:45:17 PM PDT 24 Mar 26 02:46:22 PM PDT 24 6460867635 ps
T117 /workspace/coverage/cover_reg_top/3.rom_ctrl_tl_intg_err.1167187886 Mar 26 02:45:17 PM PDT 24 Mar 26 02:46:33 PM PDT 24 2464509019 ps
T701 /workspace/coverage/cover_reg_top/5.rom_ctrl_csr_mem_rw_with_rand_reset.673438384 Mar 26 02:45:20 PM PDT 24 Mar 26 02:45:35 PM PDT 24 7479415657 ps
T702 /workspace/coverage/cover_reg_top/11.rom_ctrl_tl_intg_err.3954643070 Mar 26 02:45:21 PM PDT 24 Mar 26 02:46:09 PM PDT 24 2123407470 ps
T703 /workspace/coverage/cover_reg_top/17.rom_ctrl_csr_mem_rw_with_rand_reset.1301190898 Mar 26 02:45:32 PM PDT 24 Mar 26 02:45:43 PM PDT 24 1131942098 ps
T704 /workspace/coverage/cover_reg_top/13.rom_ctrl_csr_mem_rw_with_rand_reset.3886307990 Mar 26 02:45:32 PM PDT 24 Mar 26 02:45:48 PM PDT 24 7811541225 ps
T80 /workspace/coverage/cover_reg_top/14.rom_ctrl_passthru_mem_tl_intg_err.1084370600 Mar 26 02:45:31 PM PDT 24 Mar 26 02:46:50 PM PDT 24 37554641650 ps
T705 /workspace/coverage/cover_reg_top/1.rom_ctrl_tl_errors.426061745 Mar 26 02:45:08 PM PDT 24 Mar 26 02:45:28 PM PDT 24 4168670039 ps
T108 /workspace/coverage/cover_reg_top/11.rom_ctrl_same_csr_outstanding.1838142981 Mar 26 02:45:25 PM PDT 24 Mar 26 02:45:37 PM PDT 24 907940302 ps
T81 /workspace/coverage/cover_reg_top/0.rom_ctrl_passthru_mem_tl_intg_err.1413780871 Mar 26 02:45:07 PM PDT 24 Mar 26 02:46:35 PM PDT 24 43131046216 ps
T706 /workspace/coverage/cover_reg_top/18.rom_ctrl_tl_errors.3799194151 Mar 26 02:45:28 PM PDT 24 Mar 26 02:45:37 PM PDT 24 421374419 ps
T707 /workspace/coverage/cover_reg_top/6.rom_ctrl_tl_errors.1058847771 Mar 26 02:45:19 PM PDT 24 Mar 26 02:45:31 PM PDT 24 924451827 ps
T82 /workspace/coverage/cover_reg_top/18.rom_ctrl_passthru_mem_tl_intg_err.2521109601 Mar 26 02:45:30 PM PDT 24 Mar 26 02:46:07 PM PDT 24 5105223290 ps
T708 /workspace/coverage/cover_reg_top/4.rom_ctrl_csr_mem_rw_with_rand_reset.2192472961 Mar 26 02:45:20 PM PDT 24 Mar 26 02:45:37 PM PDT 24 1749791673 ps
T709 /workspace/coverage/cover_reg_top/15.rom_ctrl_passthru_mem_tl_intg_err.3195086912 Mar 26 02:45:28 PM PDT 24 Mar 26 02:45:47 PM PDT 24 2784904298 ps
T113 /workspace/coverage/cover_reg_top/12.rom_ctrl_tl_intg_err.1206684308 Mar 26 02:45:29 PM PDT 24 Mar 26 02:46:44 PM PDT 24 4620487694 ps
T710 /workspace/coverage/cover_reg_top/4.rom_ctrl_mem_partial_access.3589468271 Mar 26 02:45:16 PM PDT 24 Mar 26 02:45:26 PM PDT 24 7567231868 ps
T711 /workspace/coverage/cover_reg_top/2.rom_ctrl_tl_errors.3764612126 Mar 26 02:45:15 PM PDT 24 Mar 26 02:45:22 PM PDT 24 518774833 ps
T87 /workspace/coverage/cover_reg_top/19.rom_ctrl_csr_rw.1913955883 Mar 26 02:45:43 PM PDT 24 Mar 26 02:45:49 PM PDT 24 580007389 ps
T120 /workspace/coverage/cover_reg_top/0.rom_ctrl_tl_intg_err.2082211662 Mar 26 02:45:09 PM PDT 24 Mar 26 02:45:46 PM PDT 24 1392299155 ps
T712 /workspace/coverage/cover_reg_top/12.rom_ctrl_csr_mem_rw_with_rand_reset.285104351 Mar 26 02:45:29 PM PDT 24 Mar 26 02:45:40 PM PDT 24 2963567063 ps
T88 /workspace/coverage/cover_reg_top/9.rom_ctrl_passthru_mem_tl_intg_err.2960157862 Mar 26 02:45:30 PM PDT 24 Mar 26 02:46:38 PM PDT 24 17143587425 ps
T713 /workspace/coverage/cover_reg_top/8.rom_ctrl_csr_rw.915376910 Mar 26 02:45:15 PM PDT 24 Mar 26 02:45:19 PM PDT 24 347553874 ps
T714 /workspace/coverage/cover_reg_top/9.rom_ctrl_tl_errors.1268322773 Mar 26 02:45:22 PM PDT 24 Mar 26 02:45:39 PM PDT 24 1741254391 ps
T715 /workspace/coverage/cover_reg_top/16.rom_ctrl_passthru_mem_tl_intg_err.1467017111 Mar 26 02:45:35 PM PDT 24 Mar 26 02:45:54 PM PDT 24 371195561 ps
T121 /workspace/coverage/cover_reg_top/9.rom_ctrl_tl_intg_err.3737758173 Mar 26 02:45:25 PM PDT 24 Mar 26 02:46:44 PM PDT 24 4166705071 ps
T716 /workspace/coverage/cover_reg_top/0.rom_ctrl_tl_errors.1743161833 Mar 26 02:45:09 PM PDT 24 Mar 26 02:45:16 PM PDT 24 87407512 ps
T717 /workspace/coverage/cover_reg_top/6.rom_ctrl_passthru_mem_tl_intg_err.1404623896 Mar 26 02:45:20 PM PDT 24 Mar 26 02:45:48 PM PDT 24 571527407 ps
T718 /workspace/coverage/cover_reg_top/9.rom_ctrl_same_csr_outstanding.3507186113 Mar 26 02:45:30 PM PDT 24 Mar 26 02:45:34 PM PDT 24 168430950 ps
T719 /workspace/coverage/cover_reg_top/18.rom_ctrl_csr_rw.3822634979 Mar 26 02:45:30 PM PDT 24 Mar 26 02:45:42 PM PDT 24 2303116901 ps
T720 /workspace/coverage/cover_reg_top/7.rom_ctrl_csr_mem_rw_with_rand_reset.842292546 Mar 26 02:45:17 PM PDT 24 Mar 26 02:45:26 PM PDT 24 2621007894 ps
T721 /workspace/coverage/cover_reg_top/2.rom_ctrl_mem_walk.2796764391 Mar 26 02:45:13 PM PDT 24 Mar 26 02:45:27 PM PDT 24 1578637394 ps
T125 /workspace/coverage/cover_reg_top/15.rom_ctrl_tl_intg_err.1744525323 Mar 26 02:45:34 PM PDT 24 Mar 26 02:46:11 PM PDT 24 188100813 ps
T722 /workspace/coverage/cover_reg_top/10.rom_ctrl_same_csr_outstanding.415960738 Mar 26 02:45:30 PM PDT 24 Mar 26 02:45:34 PM PDT 24 85406533 ps
T723 /workspace/coverage/cover_reg_top/6.rom_ctrl_same_csr_outstanding.1539227310 Mar 26 02:45:19 PM PDT 24 Mar 26 02:45:35 PM PDT 24 2365244812 ps
T724 /workspace/coverage/cover_reg_top/0.rom_ctrl_mem_walk.581201544 Mar 26 02:45:10 PM PDT 24 Mar 26 02:45:19 PM PDT 24 646770046 ps
T89 /workspace/coverage/cover_reg_top/8.rom_ctrl_passthru_mem_tl_intg_err.3872683542 Mar 26 02:45:15 PM PDT 24 Mar 26 02:45:52 PM PDT 24 11032566238 ps
T96 /workspace/coverage/cover_reg_top/2.rom_ctrl_passthru_mem_tl_intg_err.1506044546 Mar 26 02:45:08 PM PDT 24 Mar 26 02:46:05 PM PDT 24 8143361634 ps
T725 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_mem_rw_with_rand_reset.2936023089 Mar 26 02:45:07 PM PDT 24 Mar 26 02:45:12 PM PDT 24 196051619 ps
T123 /workspace/coverage/cover_reg_top/13.rom_ctrl_tl_intg_err.3081512381 Mar 26 02:45:22 PM PDT 24 Mar 26 02:46:31 PM PDT 24 305691750 ps
T97 /workspace/coverage/cover_reg_top/15.rom_ctrl_csr_rw.3212602287 Mar 26 02:45:34 PM PDT 24 Mar 26 02:45:43 PM PDT 24 867616602 ps
T726 /workspace/coverage/cover_reg_top/2.rom_ctrl_csr_mem_rw_with_rand_reset.3030975237 Mar 26 02:45:16 PM PDT 24 Mar 26 02:45:31 PM PDT 24 1800459083 ps
T727 /workspace/coverage/cover_reg_top/1.rom_ctrl_csr_mem_rw_with_rand_reset.4015557003 Mar 26 02:45:08 PM PDT 24 Mar 26 02:45:13 PM PDT 24 933744214 ps
T728 /workspace/coverage/cover_reg_top/13.rom_ctrl_passthru_mem_tl_intg_err.2958863016 Mar 26 02:45:30 PM PDT 24 Mar 26 02:47:06 PM PDT 24 24613678926 ps
T729 /workspace/coverage/cover_reg_top/10.rom_ctrl_csr_mem_rw_with_rand_reset.631212467 Mar 26 02:45:23 PM PDT 24 Mar 26 02:45:32 PM PDT 24 480391663 ps
T730 /workspace/coverage/cover_reg_top/7.rom_ctrl_tl_errors.4227855961 Mar 26 02:45:22 PM PDT 24 Mar 26 02:45:34 PM PDT 24 3864312620 ps
T731 /workspace/coverage/cover_reg_top/3.rom_ctrl_mem_walk.1215440499 Mar 26 02:45:19 PM PDT 24 Mar 26 02:45:26 PM PDT 24 411056266 ps
T732 /workspace/coverage/cover_reg_top/3.rom_ctrl_csr_mem_rw_with_rand_reset.3343857387 Mar 26 02:45:15 PM PDT 24 Mar 26 02:45:21 PM PDT 24 624595068 ps
T733 /workspace/coverage/cover_reg_top/1.rom_ctrl_passthru_mem_tl_intg_err.503956763 Mar 26 02:45:08 PM PDT 24 Mar 26 02:45:46 PM PDT 24 13062555273 ps
T734 /workspace/coverage/cover_reg_top/15.rom_ctrl_same_csr_outstanding.3150471778 Mar 26 02:45:33 PM PDT 24 Mar 26 02:45:40 PM PDT 24 456976529 ps
T126 /workspace/coverage/cover_reg_top/8.rom_ctrl_tl_intg_err.2649234291 Mar 26 02:45:15 PM PDT 24 Mar 26 02:45:56 PM PDT 24 4555249135 ps
T735 /workspace/coverage/cover_reg_top/0.rom_ctrl_mem_partial_access.263345472 Mar 26 02:45:09 PM PDT 24 Mar 26 02:45:17 PM PDT 24 2065066352 ps
T736 /workspace/coverage/cover_reg_top/17.rom_ctrl_csr_rw.1637666455 Mar 26 02:45:29 PM PDT 24 Mar 26 02:45:38 PM PDT 24 4066529103 ps
T737 /workspace/coverage/cover_reg_top/18.rom_ctrl_same_csr_outstanding.1834584677 Mar 26 02:45:32 PM PDT 24 Mar 26 02:45:50 PM PDT 24 4027918805 ps
T738 /workspace/coverage/cover_reg_top/1.rom_ctrl_csr_hw_reset.3868915304 Mar 26 02:45:09 PM PDT 24 Mar 26 02:45:20 PM PDT 24 971001439 ps
T739 /workspace/coverage/cover_reg_top/13.rom_ctrl_same_csr_outstanding.3015813961 Mar 26 02:45:30 PM PDT 24 Mar 26 02:45:44 PM PDT 24 6074609996 ps
T740 /workspace/coverage/cover_reg_top/3.rom_ctrl_passthru_mem_tl_intg_err.3129215522 Mar 26 02:45:15 PM PDT 24 Mar 26 02:45:42 PM PDT 24 3171180157 ps
T741 /workspace/coverage/cover_reg_top/0.rom_ctrl_same_csr_outstanding.3523868427 Mar 26 02:45:09 PM PDT 24 Mar 26 02:45:13 PM PDT 24 85797362 ps
T742 /workspace/coverage/cover_reg_top/17.rom_ctrl_same_csr_outstanding.2730226550 Mar 26 02:45:28 PM PDT 24 Mar 26 02:45:42 PM PDT 24 7148469769 ps
T743 /workspace/coverage/cover_reg_top/10.rom_ctrl_passthru_mem_tl_intg_err.161673072 Mar 26 02:45:24 PM PDT 24 Mar 26 02:45:57 PM PDT 24 9390217288 ps
T744 /workspace/coverage/cover_reg_top/1.rom_ctrl_csr_bit_bash.3504762344 Mar 26 02:45:09 PM PDT 24 Mar 26 02:45:22 PM PDT 24 8170630876 ps
T745 /workspace/coverage/cover_reg_top/19.rom_ctrl_csr_mem_rw_with_rand_reset.25539438 Mar 26 02:45:44 PM PDT 24 Mar 26 02:45:49 PM PDT 24 93183385 ps
T746 /workspace/coverage/cover_reg_top/14.rom_ctrl_csr_rw.4196047345 Mar 26 02:45:31 PM PDT 24 Mar 26 02:45:47 PM PDT 24 2515926717 ps
T747 /workspace/coverage/cover_reg_top/7.rom_ctrl_same_csr_outstanding.1313378407 Mar 26 02:45:20 PM PDT 24 Mar 26 02:45:26 PM PDT 24 125883970 ps
T118 /workspace/coverage/cover_reg_top/7.rom_ctrl_tl_intg_err.2237189272 Mar 26 02:45:17 PM PDT 24 Mar 26 02:46:02 PM PDT 24 4004787354 ps
T748 /workspace/coverage/cover_reg_top/3.rom_ctrl_csr_bit_bash.1396392018 Mar 26 02:45:17 PM PDT 24 Mar 26 02:45:28 PM PDT 24 4453720883 ps
T114 /workspace/coverage/cover_reg_top/5.rom_ctrl_tl_intg_err.2385882039 Mar 26 02:45:17 PM PDT 24 Mar 26 02:46:31 PM PDT 24 5221657790 ps
T122 /workspace/coverage/cover_reg_top/14.rom_ctrl_tl_intg_err.2670967715 Mar 26 02:45:32 PM PDT 24 Mar 26 02:46:09 PM PDT 24 609585649 ps
T749 /workspace/coverage/cover_reg_top/4.rom_ctrl_csr_bit_bash.2101231440 Mar 26 02:45:20 PM PDT 24 Mar 26 02:45:37 PM PDT 24 18951583763 ps
T750 /workspace/coverage/cover_reg_top/8.rom_ctrl_tl_errors.1129966126 Mar 26 02:45:19 PM PDT 24 Mar 26 02:45:31 PM PDT 24 3079446229 ps
T751 /workspace/coverage/cover_reg_top/15.rom_ctrl_tl_errors.1478450153 Mar 26 02:45:29 PM PDT 24 Mar 26 02:45:45 PM PDT 24 4529123464 ps
T115 /workspace/coverage/cover_reg_top/2.rom_ctrl_tl_intg_err.2487992864 Mar 26 02:45:12 PM PDT 24 Mar 26 02:46:27 PM PDT 24 4981382234 ps
T752 /workspace/coverage/cover_reg_top/19.rom_ctrl_passthru_mem_tl_intg_err.2216295832 Mar 26 02:45:43 PM PDT 24 Mar 26 02:46:10 PM PDT 24 565857602 ps
T119 /workspace/coverage/cover_reg_top/19.rom_ctrl_tl_intg_err.2809599573 Mar 26 02:45:42 PM PDT 24 Mar 26 02:46:18 PM PDT 24 2723624482 ps
T753 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_bit_bash.1640091561 Mar 26 02:45:08 PM PDT 24 Mar 26 02:45:21 PM PDT 24 4357691554 ps
T90 /workspace/coverage/cover_reg_top/17.rom_ctrl_passthru_mem_tl_intg_err.184552971 Mar 26 02:45:32 PM PDT 24 Mar 26 02:45:51 PM PDT 24 413255486 ps
T754 /workspace/coverage/cover_reg_top/1.rom_ctrl_mem_partial_access.1748697248 Mar 26 02:45:05 PM PDT 24 Mar 26 02:45:20 PM PDT 24 16891150947 ps
T124 /workspace/coverage/cover_reg_top/10.rom_ctrl_tl_intg_err.2441225040 Mar 26 02:45:31 PM PDT 24 Mar 26 02:46:10 PM PDT 24 3572139953 ps
T755 /workspace/coverage/cover_reg_top/13.rom_ctrl_csr_rw.698269018 Mar 26 02:45:31 PM PDT 24 Mar 26 02:45:45 PM PDT 24 1460843700 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%