Unified Coverage Report :: Cond split page

Go back

 LINE       19873
 EXPRESSION (addr_hit[14] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Not Covered
1	1	1	Covered	T54,T58,T59

 LINE       19874
 EXPRESSION (addr_hit[15] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Not Covered
1	1	1	Covered	T58,T12,T17

 LINE       19875
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T98,T117,T118

 LINE       19880
 EXPRESSION (addr_hit[16] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       19885
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       19890
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       19893
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       19896
 EXPRESSION (addr_hit[22] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Not Covered
1	1	1	Covered	T54,T58,T59

 LINE       19897
 EXPRESSION (addr_hit[23] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Not Covered
1	1	1	Covered	T54,T58,T59

 LINE       19898
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       19963
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20028
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T58,T59

 LINE       20093
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20158
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20223
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20288
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T58,T59

 LINE       20353
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T58,T59

 LINE       20418
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20421
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20424
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20427
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20430
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20455
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20480
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20505
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20530
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T58,T59

 LINE       20555
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20580
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T36,T54,T57
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T58,T59

 LINE       20605
 EXPRESSION (addr_hit[43] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T58,T59

 LINE       20630
 EXPRESSION (addr_hit[44] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20655
 EXPRESSION (addr_hit[45] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Not Covered
1	1	1	Covered	T54,T58,T59

 LINE       20680
 EXPRESSION (addr_hit[46] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20705
 EXPRESSION (addr_hit[47] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20730
 EXPRESSION (addr_hit[48] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20755
 EXPRESSION (addr_hit[49] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20780
 EXPRESSION (addr_hit[50] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Not Covered
1	1	1	Covered	T54,T58,T59

 LINE       20805
 EXPRESSION (addr_hit[51] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T36,T54,T57
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T58,T59

 LINE       20830
 EXPRESSION (addr_hit[52] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20855
 EXPRESSION (addr_hit[53] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20880
 EXPRESSION (addr_hit[54] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20905
 EXPRESSION (addr_hit[55] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20930
 EXPRESSION (addr_hit[56] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20955
 EXPRESSION (addr_hit[57] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       20980
 EXPRESSION (addr_hit[58] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       21005
 EXPRESSION (addr_hit[59] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T58,T59

 LINE       21030
 EXPRESSION (addr_hit[60] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       21035
 EXPRESSION (addr_hit[61] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       21040
 EXPRESSION (addr_hit[62] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       21045
 EXPRESSION (addr_hit[63] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T58,T59

 LINE       21050
 EXPRESSION (addr_hit[65] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       21061
 EXPRESSION (addr_hit[67] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       21070
 EXPRESSION (addr_hit[68] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Not Covered
1	1	1	Covered	T54,T59,T1

 LINE       21073
 EXPRESSION (addr_hit[69] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       21076
 EXPRESSION (addr_hit[70] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       21079
 EXPRESSION (addr_hit[71] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       21082
 EXPRESSION (addr_hit[72] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Not Covered
1	1	1	Covered	T54,T58,T59

 LINE       21085
 EXPRESSION (addr_hit[73] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       21088
 EXPRESSION (addr_hit[74] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Not Covered
1	1	1	Covered	T54,T59,T1

 LINE       21093
 EXPRESSION (addr_hit[75] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T54,T59,T1

 LINE       21096
 EXPRESSION (addr_hit[76] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Not Covered
1	1	1	Covered	T54,T58,T59

 LINE       21097
 EXPRESSION (addr_hit[77] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T5,T8,T82
1	1	1	Covered	T98,T117,T118

 LINE       21100
 EXPRESSION (addr_hit[78] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T36,T54,T57
1	0	1	Covered	T54,T58,T59
1	1	0	Covered	T1,T2,T3
1	1	1	Covered	T54,T58,T59