Group : spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 66 0 66 100.00
Crosses 128 0 128 100.00


Variables for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_filtered 2 0 2 100.00 100 1 1 2
cp_opcode 64 0 64 100.00 100 1 1 64


Crosses for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_all 128 0 128 100.00 100 1 1 0


Summary for Variable cp_filtered

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_filtered

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 11013 1 T1 3 T3 116 T6 4
auto[1] 33659 1 T1 3 T3 123 T4 243



Summary for Variable cp_opcode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 64 0 64 100.00


Automatically Generated Bins for cp_opcode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] 972 1 T3 7 T4 5 T11 2
auto[4:7] 17528 1 T3 39 T4 49 T9 7
auto[8:11] 1048 1 T3 7 T4 8 T9 1
auto[12:15] 205 1 T4 1 T13 2 T16 1
auto[16:19] 234 1 T3 1 T4 6 T16 1
auto[20:23] 1377 1 T1 2 T3 7 T4 13
auto[24:27] 253 1 T3 2 T13 1 T16 2
auto[28:31] 257 1 T3 3 T11 2 T22 1
auto[32:35] 245 1 T3 4 T4 3 T11 5
auto[36:39] 255 1 T4 6 T16 2 T22 4
auto[40:43] 228 1 T3 2 T4 1 T11 3
auto[44:47] 247 1 T3 2 T13 2 T16 2
auto[48:51] 224 1 T3 5 T11 1 T16 2
auto[52:55] 1398 1 T3 10 T4 6 T6 2
auto[56:59] 1044 1 T3 9 T4 5 T6 2
auto[60:63] 281 1 T3 1 T11 1 T13 1
auto[64:67] 245 1 T4 3 T11 1 T13 3
auto[68:71] 237 1 T4 1 T9 1 T11 1
auto[72:75] 252 1 T3 3 T4 2 T11 1
auto[76:79] 206 1 T13 3 T16 1 T36 1
auto[80:83] 250 1 T4 1 T11 2 T13 2
auto[84:87] 275 1 T3 2 T4 4 T13 2
auto[88:91] 1384 1 T3 10 T4 9 T6 2
auto[92:95] 245 1 T3 1 T4 4 T9 2
auto[96:99] 245 1 T3 2 T4 1 T11 1
auto[100:103] 252 1 T3 1 T4 6 T9 1
auto[104:107] 989 1 T3 14 T4 4 T9 2
auto[108:111] 224 1 T3 4 T16 3 T22 4
auto[112:115] 247 1 T4 1 T6 2 T13 5
auto[116:119] 257 1 T3 1 T4 3 T13 3
auto[120:123] 211 1 T3 1 T4 2 T9 2
auto[124:127] 255 1 T13 2 T16 11 T23 5
auto[128:131] 225 1 T3 1 T4 4 T9 2
auto[132:135] 247 1 T3 3 T11 1 T13 7
auto[136:139] 260 1 T3 6 T4 4 T11 1
auto[140:143] 285 1 T9 1 T13 1 T22 3
auto[144:147] 296 1 T3 4 T4 3 T9 2
auto[148:151] 231 1 T3 3 T4 3 T9 2
auto[152:155] 246 1 T1 2 T4 1 T11 1
auto[156:159] 1436 1 T3 16 T4 17 T9 1
auto[160:163] 238 1 T3 2 T4 4 T11 1
auto[164:167] 188 1 T4 3 T13 2 T16 1
auto[168:171] 231 1 T3 3 T13 1 T22 1
auto[172:175] 252 1 T13 3 T16 4 T23 6
auto[176:179] 253 1 T3 2 T13 4 T16 6
auto[180:183] 1446 1 T3 9 T4 15 T11 2
auto[184:187] 1033 1 T3 6 T4 8 T11 3
auto[188:191] 239 1 T1 2 T3 4 T4 2
auto[192:195] 255 1 T3 1 T4 2 T9 3
auto[196:199] 221 1 T3 2 T4 1 T11 2
auto[200:203] 276 1 T3 1 T9 1 T11 2
auto[204:207] 256 1 T3 1 T4 1 T13 3
auto[208:211] 245 1 T3 2 T13 2 T16 1
auto[212:215] 230 1 T3 1 T4 5 T11 3
auto[216:219] 273 1 T3 4 T4 2 T13 3
auto[220:223] 287 1 T3 1 T4 7 T13 3
auto[224:227] 246 1 T4 1 T13 3 T22 1
auto[228:231] 247 1 T3 2 T4 1 T13 1
auto[232:235] 2174 1 T3 17 T4 14 T9 1
auto[236:239] 244 1 T3 2 T13 4 T16 4
auto[240:243] 255 1 T4 1 T13 3 T16 2
auto[244:247] 299 1 T3 7 T13 3 T16 7
auto[248:251] 248 1 T3 1 T11 1 T13 2
auto[252:255] 240 1 T9 3 T16 4 T22 4



Summary for Cross cr_all

Samples crossed: cp_opcode cp_filtered
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for cr_all

Bins
cp_opcodecp_filteredCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] auto[0] 317 1 T3 2 T13 6 T22 6
auto[0:3] auto[1] 655 1 T3 5 T4 5 T11 2
auto[4:7] auto[0] 4066 1 T3 21 T13 27 T21 45
auto[4:7] auto[1] 13462 1 T3 18 T4 49 T9 7
auto[8:11] auto[0] 385 1 T3 2 T13 2 T21 1
auto[8:11] auto[1] 663 1 T3 5 T4 8 T9 1
auto[12:15] auto[0] 63 1 T13 1 T211 3 T76 3
auto[12:15] auto[1] 142 1 T4 1 T13 1 T16 1
auto[16:19] auto[0] 60 1 T23 2 T26 1 T74 2
auto[16:19] auto[1] 174 1 T3 1 T4 6 T16 1
auto[20:23] auto[0] 306 1 T1 1 T3 3 T13 3
auto[20:23] auto[1] 1071 1 T1 1 T3 4 T4 13
auto[24:27] auto[0] 56 1 T3 2 T32 1 T211 1
auto[24:27] auto[1] 197 1 T13 1 T16 2 T35 3
auto[28:31] auto[0] 64 1 T22 1 T93 1 T23 1
auto[28:31] auto[1] 193 1 T3 3 T11 2 T35 1
auto[32:35] auto[0] 51 1 T3 4 T22 1 T23 1
auto[32:35] auto[1] 194 1 T4 3 T11 5 T16 1
auto[36:39] auto[0] 43 1 T22 1 T23 4 T29 1
auto[36:39] auto[1] 212 1 T4 6 T16 2 T22 3
auto[40:43] auto[0] 55 1 T3 1 T13 1 T209 1
auto[40:43] auto[1] 173 1 T3 1 T4 1 T11 3
auto[44:47] auto[0] 64 1 T13 2 T22 1 T23 2
auto[44:47] auto[1] 183 1 T3 2 T16 2 T35 2
auto[48:51] auto[0] 50 1 T3 4 T22 1 T23 7
auto[48:51] auto[1] 174 1 T3 1 T11 1 T16 2
auto[52:55] auto[0] 337 1 T3 7 T6 1 T13 3
auto[52:55] auto[1] 1061 1 T3 3 T4 6 T6 1
auto[56:59] auto[0] 357 1 T3 4 T6 1 T13 10
auto[56:59] auto[1] 687 1 T3 5 T4 5 T6 1
auto[60:63] auto[0] 61 1 T22 1 T32 1 T29 1
auto[60:63] auto[1] 220 1 T3 1 T11 1 T13 1
auto[64:67] auto[0] 58 1 T22 1 T66 2 T160 1
auto[64:67] auto[1] 187 1 T4 3 T11 1 T13 3
auto[68:71] auto[0] 55 1 T13 1 T22 2 T23 1
auto[68:71] auto[1] 182 1 T4 1 T9 1 T11 1
auto[72:75] auto[0] 68 1 T3 3 T22 1 T23 4
auto[72:75] auto[1] 184 1 T4 2 T11 1 T13 1
auto[76:79] auto[0] 56 1 T13 2 T23 1 T32 1
auto[76:79] auto[1] 150 1 T13 1 T16 1 T36 1
auto[80:83] auto[0] 66 1 T13 1 T21 3 T22 2
auto[80:83] auto[1] 184 1 T4 1 T11 2 T13 1
auto[84:87] auto[0] 78 1 T3 1 T13 1 T22 2
auto[84:87] auto[1] 197 1 T3 1 T4 4 T13 1
auto[88:91] auto[0] 378 1 T3 6 T6 1 T13 3
auto[88:91] auto[1] 1006 1 T3 4 T4 9 T6 1
auto[92:95] auto[0] 65 1 T13 3 T25 1 T28 1
auto[92:95] auto[1] 180 1 T3 1 T4 4 T9 2
auto[96:99] auto[0] 57 1 T3 1 T13 1 T22 3
auto[96:99] auto[1] 188 1 T3 1 T4 1 T11 1
auto[100:103] auto[0] 49 1 T22 1 T31 2 T185 1
auto[100:103] auto[1] 203 1 T3 1 T4 6 T9 1
auto[104:107] auto[0] 336 1 T3 8 T13 6 T22 2
auto[104:107] auto[1] 653 1 T3 6 T4 4 T9 2
auto[108:111] auto[0] 68 1 T3 4 T22 3 T93 1
auto[108:111] auto[1] 156 1 T16 3 T22 1 T93 1
auto[112:115] auto[0] 51 1 T6 1 T13 1 T23 1
auto[112:115] auto[1] 196 1 T4 1 T6 1 T13 4
auto[116:119] auto[0] 52 1 T23 1 T161 1 T74 2
auto[116:119] auto[1] 205 1 T3 1 T4 3 T13 3
auto[120:123] auto[0] 52 1 T13 2 T23 4 T209 2
auto[120:123] auto[1] 159 1 T3 1 T4 2 T9 2
auto[124:127] auto[0] 59 1 T13 1 T23 2 T76 4
auto[124:127] auto[1] 196 1 T13 1 T16 11 T23 3
auto[128:131] auto[0] 53 1 T13 2 T26 3 T165 1
auto[128:131] auto[1] 172 1 T3 1 T4 4 T9 2
auto[132:135] auto[0] 52 1 T13 5 T23 1 T201 2
auto[132:135] auto[1] 195 1 T3 3 T11 1 T13 2
auto[136:139] auto[0] 61 1 T3 2 T13 1 T23 1
auto[136:139] auto[1] 199 1 T3 4 T4 4 T11 1
auto[140:143] auto[0] 59 1 T22 1 T32 1 T76 3
auto[140:143] auto[1] 226 1 T9 1 T13 1 T22 2
auto[144:147] auto[0] 58 1 T13 2 T22 2 T23 3
auto[144:147] auto[1] 238 1 T3 4 T4 3 T9 2
auto[148:151] auto[0] 61 1 T3 2 T22 3 T23 2
auto[148:151] auto[1] 170 1 T3 1 T4 3 T9 2
auto[152:155] auto[0] 49 1 T1 1 T13 2 T22 3
auto[152:155] auto[1] 197 1 T1 1 T4 1 T11 1
auto[156:159] auto[0] 326 1 T3 4 T12 2 T13 9
auto[156:159] auto[1] 1110 1 T3 12 T4 17 T9 1
auto[160:163] auto[0] 56 1 T3 2 T22 2 T23 2
auto[160:163] auto[1] 182 1 T4 4 T11 1 T13 2
auto[164:167] auto[0] 33 1 T13 1 T32 1 T76 3
auto[164:167] auto[1] 155 1 T4 3 T13 1 T16 1
auto[168:171] auto[0] 40 1 T3 1 T13 1 T74 1
auto[168:171] auto[1] 191 1 T3 2 T22 1 T35 1
auto[172:175] auto[0] 42 1 T13 3 T23 1 T32 1
auto[172:175] auto[1] 210 1 T16 4 T23 5 T308 1
auto[176:179] auto[0] 51 1 T3 1 T13 1 T22 2
auto[176:179] auto[1] 202 1 T3 1 T13 3 T16 6
auto[180:183] auto[0] 339 1 T3 5 T13 9 T24 1
auto[180:183] auto[1] 1107 1 T3 4 T4 15 T11 2
auto[184:187] auto[0] 345 1 T3 1 T13 4 T22 11
auto[184:187] auto[1] 688 1 T3 5 T4 8 T11 3
auto[188:191] auto[0] 71 1 T1 1 T3 3 T23 3
auto[188:191] auto[1] 168 1 T1 1 T3 1 T4 2
auto[192:195] auto[0] 54 1 T13 2 T23 2 T52 1
auto[192:195] auto[1] 201 1 T3 1 T4 2 T9 3
auto[196:199] auto[0] 45 1 T3 1 T13 1 T22 1
auto[196:199] auto[1] 176 1 T3 1 T4 1 T11 2
auto[200:203] auto[0] 62 1 T13 1 T22 3 T32 2
auto[200:203] auto[1] 214 1 T3 1 T9 1 T11 2
auto[204:207] auto[0] 55 1 T160 1 T32 1 T30 2
auto[204:207] auto[1] 201 1 T3 1 T4 1 T13 3
auto[208:211] auto[0] 50 1 T3 2 T23 1 T26 1
auto[208:211] auto[1] 195 1 T13 2 T16 1 T84 1
auto[212:215] auto[0] 49 1 T160 3 T32 1 T207 2
auto[212:215] auto[1] 181 1 T3 1 T4 5 T11 3
auto[216:219] auto[0] 63 1 T3 2 T13 2 T23 1
auto[216:219] auto[1] 210 1 T3 2 T4 2 T13 1
auto[220:223] auto[0] 76 1 T13 3 T23 3 T32 2
auto[220:223] auto[1] 211 1 T3 1 T4 7 T16 3
auto[224:227] auto[0] 57 1 T13 1 T22 1 T30 2
auto[224:227] auto[1] 189 1 T4 1 T13 2 T32 2
auto[228:231] auto[0] 49 1 T3 1 T13 1 T76 4
auto[228:231] auto[1] 198 1 T3 1 T4 1 T16 4
auto[232:235] auto[0] 613 1 T3 11 T13 8 T24 1
auto[232:235] auto[1] 1561 1 T3 6 T4 14 T9 1
auto[236:239] auto[0] 50 1 T13 4 T22 1 T23 1
auto[236:239] auto[1] 194 1 T3 2 T16 4 T22 2
auto[240:243] auto[0] 41 1 T13 3 T22 2 T25 1
auto[240:243] auto[1] 214 1 T4 1 T16 2 T22 1
auto[244:247] auto[0] 65 1 T3 5 T13 2 T21 1
auto[244:247] auto[1] 234 1 T3 2 T13 1 T16 7
auto[248:251] auto[0] 58 1 T13 2 T23 1 T26 5
auto[248:251] auto[1] 190 1 T3 1 T11 1 T16 1
auto[252:255] auto[0] 47 1 T22 2 T32 2 T76 4
auto[252:255] auto[1] 193 1 T9 3 T16 4 T22 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%