Group : spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 66 0 66 100.00
Crosses 128 0 128 100.00


Variables for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_filtered 2 0 2 100.00 100 1 1 2
cp_opcode 64 0 64 100.00 100 1 1 64


Crosses for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_all 128 0 128 100.00 100 1 1 0


Summary for Variable cp_filtered

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_filtered

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 12855 1 T3 2 T4 6 T8 108
auto[1] 39043 1 T1 5 T3 2 T4 6



Summary for Variable cp_opcode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 64 0 64 100.00


Automatically Generated Bins for cp_opcode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] 1055 1 T5 2 T8 4 T9 5
auto[4:7] 22065 1 T5 21 T8 34 T9 168
auto[8:11] 1179 1 T1 2 T4 2 T8 13
auto[12:15] 299 1 T28 3 T29 2 T32 1
auto[16:19] 266 1 T8 1 T9 3 T31 2
auto[20:23] 1510 1 T5 3 T8 4 T9 5
auto[24:27] 252 1 T8 3 T11 1 T31 2
auto[28:31] 288 1 T5 3 T11 2 T28 4
auto[32:35] 273 1 T8 2 T11 3 T16 2
auto[36:39] 297 1 T8 6 T9 1 T11 2
auto[40:43] 299 1 T5 2 T8 4 T9 1
auto[44:47] 260 1 T8 2 T11 2 T16 3
auto[48:51] 295 1 T9 8 T11 1 T14 2
auto[52:55] 1559 1 T5 1 T8 2 T9 14
auto[56:59] 1100 1 T1 3 T3 2 T4 2
auto[60:63] 271 1 T8 1 T9 5 T11 1
auto[64:67] 274 1 T8 1 T9 3 T11 7
auto[68:71] 270 1 T8 2 T9 2 T11 1
auto[72:75] 246 1 T8 1 T11 1 T28 1
auto[76:79] 274 1 T9 3 T16 1 T29 1
auto[80:83] 249 1 T8 3 T9 1 T28 3
auto[84:87] 278 1 T8 2 T9 2 T16 4
auto[88:91] 1572 1 T4 2 T5 3 T8 9
auto[92:95] 237 1 T5 1 T9 1 T11 3
auto[96:99] 277 1 T5 2 T8 1 T9 1
auto[100:103] 270 1 T8 4 T11 2 T28 3
auto[104:107] 1117 1 T4 2 T5 2 T8 11
auto[108:111] 290 1 T5 1 T11 4 T31 2
auto[112:115] 306 1 T8 2 T9 2 T11 3
auto[116:119] 261 1 T5 1 T8 1 T9 4
auto[120:123] 293 1 T5 1 T9 3 T11 2
auto[124:127] 267 1 T5 1 T9 1 T11 3
auto[128:131] 287 1 T8 2 T9 2 T11 3
auto[132:135] 253 1 T9 1 T16 1 T21 4
auto[136:139] 249 1 T8 2 T9 3 T11 1
auto[140:143] 271 1 T8 1 T9 2 T11 1
auto[144:147] 250 1 T8 5 T9 2 T11 2
auto[148:151] 295 1 T8 3 T9 1 T28 3
auto[152:155] 281 1 T5 1 T9 2 T105 4
auto[156:159] 1542 1 T5 4 T8 9 T9 12
auto[160:163] 280 1 T5 2 T9 1 T11 1
auto[164:167] 297 1 T8 6 T11 2 T28 3
auto[168:171] 262 1 T8 2 T16 2 T28 3
auto[172:175] 324 1 T8 2 T9 1 T11 1
auto[176:179] 307 1 T5 1 T8 2 T9 1
auto[180:183] 1520 1 T5 1 T8 4 T9 11
auto[184:187] 1070 1 T4 4 T5 1 T8 6
auto[188:191] 261 1 T9 4 T11 4 T16 2
auto[192:195] 268 1 T5 1 T16 4 T28 5
auto[196:199] 303 1 T11 2 T28 7 T26 3
auto[200:203] 294 1 T5 2 T8 3 T11 1
auto[204:207] 250 1 T9 3 T11 3 T16 4
auto[208:211] 268 1 T8 1 T16 3 T28 1
auto[212:215] 280 1 T9 3 T11 3 T28 2
auto[216:219] 293 1 T11 2 T14 2 T28 3
auto[220:223] 226 1 T8 1 T9 1 T11 1
auto[224:227] 272 1 T5 1 T11 2 T12 2
auto[228:231] 284 1 T9 5 T11 3 T14 2
auto[232:235] 2318 1 T3 2 T5 6 T8 19
auto[236:239] 277 1 T8 2 T11 1 T16 3
auto[240:243] 223 1 T5 2 T8 2 T12 2
auto[244:247] 292 1 T9 1 T28 3 T29 1
auto[248:251] 283 1 T8 1 T9 1 T16 5
auto[252:255] 269 1 T9 2 T11 2 T28 3



Summary for Cross cr_all

Samples crossed: cp_opcode cp_filtered
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for cr_all

Bins
cp_opcodecp_filteredCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] auto[0] 335 1 T8 1 T9 4 T11 5
auto[0:3] auto[1] 720 1 T5 2 T8 3 T9 1
auto[4:7] auto[0] 4629 1 T8 28 T9 109 T11 36
auto[4:7] auto[1] 17436 1 T5 21 T8 6 T9 59
auto[8:11] auto[0] 432 1 T4 1 T8 9 T9 7
auto[8:11] auto[1] 747 1 T1 2 T4 1 T8 4
auto[12:15] auto[0] 75 1 T29 1 T32 1 T33 3
auto[12:15] auto[1] 224 1 T28 3 T29 1 T38 2
auto[16:19] auto[0] 65 1 T9 3 T31 1 T29 1
auto[16:19] auto[1] 201 1 T8 1 T31 1 T16 1
auto[20:23] auto[0] 396 1 T8 2 T9 2 T11 10
auto[20:23] auto[1] 1114 1 T5 3 T8 2 T9 3
auto[24:27] auto[0] 59 1 T8 2 T11 1 T31 1
auto[24:27] auto[1] 193 1 T8 1 T31 1 T28 1
auto[28:31] auto[0] 74 1 T210 1 T34 1 T35 1
auto[28:31] auto[1] 214 1 T5 3 T11 2 T28 4
auto[32:35] auto[0] 65 1 T8 2 T11 3 T21 1
auto[32:35] auto[1] 208 1 T16 2 T21 1 T28 2
auto[36:39] auto[0] 64 1 T8 1 T11 1 T14 2
auto[36:39] auto[1] 233 1 T8 5 T9 1 T11 1
auto[40:43] auto[0] 75 1 T8 2 T11 1 T29 1
auto[40:43] auto[1] 224 1 T5 2 T8 2 T9 1
auto[44:47] auto[0] 46 1 T8 1 T11 2 T29 2
auto[44:47] auto[1] 214 1 T8 1 T16 3 T28 3
auto[48:51] auto[0] 75 1 T9 3 T11 1 T14 1
auto[48:51] auto[1] 220 1 T9 5 T14 1 T16 2
auto[52:55] auto[0] 389 1 T8 1 T9 3 T11 6
auto[52:55] auto[1] 1170 1 T5 1 T8 1 T9 11
auto[56:59] auto[0] 384 1 T3 1 T4 1 T8 6
auto[56:59] auto[1] 716 1 T1 3 T3 1 T4 1
auto[60:63] auto[0] 66 1 T8 1 T9 3 T11 1
auto[60:63] auto[1] 205 1 T9 2 T16 1 T28 3
auto[64:67] auto[0] 74 1 T8 1 T9 2 T11 1
auto[64:67] auto[1] 200 1 T9 1 T11 6 T43 1
auto[68:71] auto[0] 69 1 T8 2 T9 2 T21 1
auto[68:71] auto[1] 201 1 T11 1 T21 1 T28 2
auto[72:75] auto[0] 93 1 T8 1 T11 1 T29 2
auto[72:75] auto[1] 153 1 T28 1 T29 2 T43 3
auto[76:79] auto[0] 61 1 T9 1 T208 1 T34 1
auto[76:79] auto[1] 213 1 T9 2 T16 1 T29 1
auto[80:83] auto[0] 65 1 T9 1 T121 1 T32 3
auto[80:83] auto[1] 184 1 T8 3 T28 3 T29 1
auto[84:87] auto[0] 78 1 T8 1 T9 2 T29 2
auto[84:87] auto[1] 200 1 T8 1 T16 4 T28 2
auto[88:91] auto[0] 395 1 T4 1 T8 3 T9 3
auto[88:91] auto[1] 1177 1 T4 1 T5 3 T8 6
auto[92:95] auto[0] 62 1 T11 3 T92 1 T208 2
auto[92:95] auto[1] 175 1 T5 1 T9 1 T28 4
auto[96:99] auto[0] 72 1 T11 2 T32 2 T180 2
auto[96:99] auto[1] 205 1 T5 2 T8 1 T9 1
auto[100:103] auto[0] 83 1 T8 2 T92 2 T33 1
auto[100:103] auto[1] 187 1 T8 2 T11 2 T28 3
auto[104:107] auto[0] 384 1 T4 1 T8 6 T9 5
auto[104:107] auto[1] 733 1 T4 1 T5 2 T8 5
auto[108:111] auto[0] 77 1 T11 4 T31 1 T91 2
auto[108:111] auto[1] 213 1 T5 1 T31 1 T28 1
auto[112:115] auto[0] 65 1 T9 2 T27 2 T51 1
auto[112:115] auto[1] 241 1 T8 2 T11 3 T28 5
auto[116:119] auto[0] 80 1 T50 1 T35 2 T24 1
auto[116:119] auto[1] 181 1 T5 1 T8 1 T9 4
auto[120:123] auto[0] 75 1 T9 3 T11 2 T29 1
auto[120:123] auto[1] 218 1 T5 1 T28 2 T29 1
auto[124:127] auto[0] 52 1 T11 1 T86 1 T33 1
auto[124:127] auto[1] 215 1 T5 1 T9 1 T11 2
auto[128:131] auto[0] 65 1 T8 1 T11 1 T29 1
auto[128:131] auto[1] 222 1 T8 1 T9 2 T11 2
auto[132:135] auto[0] 57 1 T9 1 T21 2 T32 3
auto[132:135] auto[1] 196 1 T16 1 T21 2 T28 3
auto[136:139] auto[0] 67 1 T8 1 T32 1 T27 1
auto[136:139] auto[1] 182 1 T8 1 T9 3 T11 1
auto[140:143] auto[0] 81 1 T9 1 T50 1 T35 1
auto[140:143] auto[1] 190 1 T8 1 T9 1 T11 1
auto[144:147] auto[0] 57 1 T8 2 T11 2 T26 1
auto[144:147] auto[1] 193 1 T8 3 T9 2 T22 1
auto[148:151] auto[0] 59 1 T8 3 T29 1 T36 1
auto[148:151] auto[1] 236 1 T9 1 T28 3 T22 3
auto[152:155] auto[0] 68 1 T105 2 T49 1 T36 6
auto[152:155] auto[1] 213 1 T5 1 T9 2 T105 2
auto[156:159] auto[0] 414 1 T8 3 T9 6 T11 5
auto[156:159] auto[1] 1128 1 T5 4 T8 6 T9 6
auto[160:163] auto[0] 50 1 T11 1 T32 1 T35 1
auto[160:163] auto[1] 230 1 T5 2 T9 1 T16 1
auto[164:167] auto[0] 70 1 T8 2 T11 2 T35 5
auto[164:167] auto[1] 227 1 T8 4 T28 3 T43 1
auto[168:171] auto[0] 64 1 T29 2 T27 2 T33 2
auto[168:171] auto[1] 198 1 T8 2 T16 2 T28 3
auto[172:175] auto[0] 88 1 T8 1 T11 1 T32 3
auto[172:175] auto[1] 236 1 T8 1 T9 1 T28 1
auto[176:179] auto[0] 74 1 T8 2 T9 1 T32 2
auto[176:179] auto[1] 233 1 T5 1 T11 3 T16 3
auto[180:183] auto[0] 393 1 T8 2 T9 11 T11 5
auto[180:183] auto[1] 1127 1 T5 1 T8 2 T11 4
auto[184:187] auto[0] 390 1 T4 2 T8 2 T9 1
auto[184:187] auto[1] 680 1 T4 2 T5 1 T8 4
auto[188:191] auto[0] 84 1 T9 2 T11 1 T29 2
auto[188:191] auto[1] 177 1 T9 2 T11 3 T16 2
auto[192:195] auto[0] 79 1 T29 1 T26 1 T27 3
auto[192:195] auto[1] 189 1 T5 1 T16 4 T28 5
auto[196:199] auto[0] 78 1 T11 2 T86 1 T27 1
auto[196:199] auto[1] 225 1 T28 7 T26 3 T43 1
auto[200:203] auto[0] 81 1 T11 1 T32 3 T27 2
auto[200:203] auto[1] 213 1 T5 2 T8 3 T28 3
auto[204:207] auto[0] 60 1 T9 1 T11 3 T32 1
auto[204:207] auto[1] 190 1 T9 2 T16 4 T28 1
auto[208:211] auto[0] 72 1 T8 1 T32 1 T34 2
auto[208:211] auto[1] 196 1 T16 3 T28 1 T29 1
auto[212:215] auto[0] 67 1 T9 3 T32 1 T294 1
auto[212:215] auto[1] 213 1 T11 3 T28 2 T43 2
auto[216:219] auto[0] 65 1 T11 2 T14 1 T33 3
auto[216:219] auto[1] 228 1 T14 1 T28 3 T22 3
auto[220:223] auto[0] 51 1 T8 1 T9 1 T32 1
auto[220:223] auto[1] 175 1 T11 1 T22 1 T43 1
auto[224:227] auto[0] 72 1 T11 2 T12 1 T29 2
auto[224:227] auto[1] 200 1 T5 1 T12 1 T28 2
auto[228:231] auto[0] 76 1 T9 5 T11 2 T14 1
auto[228:231] auto[1] 208 1 T11 1 T14 1 T16 2
auto[232:235] auto[0] 764 1 T3 1 T8 12 T9 4
auto[232:235] auto[1] 1554 1 T3 1 T5 6 T8 7
auto[236:239] auto[0] 56 1 T8 2 T29 1 T34 1
auto[236:239] auto[1] 221 1 T11 1 T16 3 T28 4
auto[240:243] auto[0] 44 1 T12 1 T29 1 T32 1
auto[240:243] auto[1] 179 1 T5 2 T8 2 T12 1
auto[244:247] auto[0] 64 1 T9 1 T32 1 T27 1
auto[244:247] auto[1] 228 1 T28 3 T29 1 T22 2
auto[248:251] auto[0] 72 1 T8 1 T9 1 T29 3
auto[248:251] auto[1] 211 1 T16 5 T28 3 T22 1
auto[252:255] auto[0] 59 1 T33 3 T34 2 T51 1
auto[252:255] auto[1] 210 1 T9 2 T11 2 T28 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%