Group : spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 66 0 66 100.00
Crosses 128 0 128 100.00


Variables for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_filtered 2 0 2 100.00 100 1 1 2
cp_opcode 64 0 64 100.00 100 1 1 64


Crosses for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_all 128 0 128 100.00 100 1 1 0


Summary for Variable cp_filtered

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_filtered

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 13970 1 T3 9 T4 5 T6 197
auto[1] 39177 1 T1 62 T3 9 T4 5



Summary for Variable cp_opcode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 64 0 64 100.00


Automatically Generated Bins for cp_opcode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] 1237 1 T5 1 T6 4 T8 2
auto[4:7] 23078 1 T1 24 T4 2 T5 311
auto[8:11] 1201 1 T1 1 T5 3 T6 5
auto[12:15] 310 1 T6 1 T40 4 T12 3
auto[16:19] 266 1 T5 2 T6 3 T33 1
auto[20:23] 1559 1 T1 3 T5 11 T6 6
auto[24:27] 276 1 T5 4 T40 2 T22 2
auto[28:31] 274 1 T5 1 T40 3 T12 2
auto[32:35] 294 1 T5 5 T6 2 T40 2
auto[36:39] 300 1 T5 4 T40 3 T23 2
auto[40:43] 260 1 T5 1 T6 2 T33 1
auto[44:47] 265 1 T5 5 T6 5 T40 3
auto[48:51] 283 1 T4 2 T5 2 T33 1
auto[52:55] 1633 1 T1 3 T5 9 T6 7
auto[56:59] 1115 1 T1 2 T5 2 T6 5
auto[60:63] 272 1 T1 2 T5 3 T6 2
auto[64:67] 299 1 T5 1 T6 5 T33 1
auto[68:71] 263 1 T1 4 T4 2 T5 4
auto[72:75] 277 1 T5 4 T6 4 T33 5
auto[76:79] 245 1 T1 1 T6 3 T33 2
auto[80:83] 253 1 T5 3 T40 1 T35 2
auto[84:87] 271 1 T1 1 T6 3 T40 1
auto[88:91] 1567 1 T1 3 T5 8 T6 5
auto[92:95] 273 1 T5 2 T6 1 T40 3
auto[96:99] 272 1 T5 2 T33 2 T40 3
auto[100:103] 257 1 T1 1 T5 3 T33 4
auto[104:107] 1171 1 T1 1 T4 2 T5 7
auto[108:111] 241 1 T5 1 T6 1 T33 4
auto[112:115] 233 1 T40 1 T12 2 T22 3
auto[116:119] 235 1 T33 3 T40 4 T12 2
auto[120:123] 300 1 T5 2 T6 2 T40 4
auto[124:127] 236 1 T5 3 T40 3 T12 5
auto[128:131] 265 1 T5 1 T6 2 T40 3
auto[132:135] 269 1 T6 1 T33 2 T12 4
auto[136:139] 270 1 T5 3 T33 1 T40 1
auto[140:143] 336 1 T5 7 T40 9 T35 1
auto[144:147] 230 1 T1 1 T33 1 T40 1
auto[148:151] 308 1 T1 1 T5 1 T35 2
auto[152:155] 275 1 T5 3 T8 2 T40 5
auto[156:159] 1597 1 T1 1 T5 16 T6 8
auto[160:163] 255 1 T6 2 T40 2 T41 2
auto[164:167] 272 1 T5 2 T6 2 T40 2
auto[168:171] 261 1 T12 2 T22 4 T42 6
auto[172:175] 226 1 T5 1 T6 3 T33 2
auto[176:179] 270 1 T6 2 T40 1 T12 7
auto[180:183] 1517 1 T1 3 T3 10 T5 14
auto[184:187] 1121 1 T4 2 T5 4 T6 10
auto[188:191] 285 1 T5 1 T40 1 T12 4
auto[192:195] 281 1 T1 1 T33 1 T40 1
auto[196:199] 273 1 T5 3 T6 1 T40 5
auto[200:203] 244 1 T1 1 T5 5 T6 1
auto[204:207] 299 1 T1 4 T5 2 T6 5
auto[208:211] 263 1 T5 4 T6 2 T33 1
auto[212:215] 267 1 T5 1 T33 5 T40 2
auto[216:219] 263 1 T1 1 T6 3 T33 1
auto[220:223] 274 1 T5 10 T6 1 T33 2
auto[224:227] 328 1 T1 1 T5 3 T40 3
auto[228:231] 239 1 T5 5 T33 2 T35 1
auto[232:235] 2341 1 T1 2 T3 8 T5 19
auto[236:239] 241 1 T6 2 T33 2 T40 2
auto[240:243] 272 1 T5 2 T6 2 T40 3
auto[244:247] 277 1 T5 3 T6 2 T40 3
auto[248:251] 255 1 T5 4 T6 3 T40 2
auto[252:255] 257 1 T5 3 T6 6 T40 4



Summary for Cross cr_all

Samples crossed: cp_opcode cp_filtered
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for cr_all

Bins
cp_opcodecp_filteredCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] auto[0] 442 1 T6 3 T8 1 T9 4
auto[0:3] auto[1] 795 1 T5 1 T6 1 T8 1
auto[4:7] auto[0] 5488 1 T4 1 T6 126 T7 1
auto[4:7] auto[1] 17590 1 T1 24 T4 1 T5 311
auto[8:11] auto[0] 460 1 T6 4 T7 1 T40 9
auto[8:11] auto[1] 741 1 T1 1 T5 3 T6 1
auto[12:15] auto[0] 100 1 T6 1 T40 3 T12 1
auto[12:15] auto[1] 210 1 T40 1 T12 2 T22 2
auto[16:19] auto[0] 72 1 T6 3 T35 4 T45 2
auto[16:19] auto[1] 194 1 T5 2 T33 1 T12 2
auto[20:23] auto[0] 411 1 T6 5 T8 1 T40 4
auto[20:23] auto[1] 1148 1 T1 3 T5 11 T6 1
auto[24:27] auto[0] 70 1 T40 1 T44 1 T47 3
auto[24:27] auto[1] 206 1 T5 4 T40 1 T22 2
auto[28:31] auto[0] 85 1 T40 1 T12 2 T44 2
auto[28:31] auto[1] 189 1 T5 1 T40 2 T23 3
auto[32:35] auto[0] 67 1 T40 2 T12 2 T238 3
auto[32:35] auto[1] 227 1 T5 5 T6 2 T12 3
auto[36:39] auto[0] 75 1 T40 2 T47 1 T178 1
auto[36:39] auto[1] 225 1 T5 4 T40 1 T23 2
auto[40:43] auto[0] 73 1 T6 2 T12 1 T42 1
auto[40:43] auto[1] 187 1 T5 1 T33 1 T40 4
auto[44:47] auto[0] 62 1 T6 2 T40 3 T46 2
auto[44:47] auto[1] 203 1 T5 5 T6 3 T22 1
auto[48:51] auto[0] 77 1 T4 1 T40 2 T42 2
auto[48:51] auto[1] 206 1 T4 1 T5 2 T33 1
auto[52:55] auto[0] 447 1 T6 5 T9 1 T40 10
auto[52:55] auto[1] 1186 1 T1 3 T5 9 T6 2
auto[56:59] auto[0] 396 1 T6 4 T40 5 T35 2
auto[56:59] auto[1] 719 1 T1 2 T5 2 T6 1
auto[60:63] auto[0] 66 1 T6 1 T40 2 T35 1
auto[60:63] auto[1] 206 1 T1 2 T5 3 T6 1
auto[64:67] auto[0] 73 1 T35 3 T41 1 T12 6
auto[64:67] auto[1] 226 1 T5 1 T6 5 T33 1
auto[68:71] auto[0] 60 1 T4 1 T8 1 T42 1
auto[68:71] auto[1] 203 1 T1 4 T4 1 T5 4
auto[72:75] auto[0] 70 1 T40 1 T35 1 T41 1
auto[72:75] auto[1] 207 1 T5 4 T6 4 T33 5
auto[76:79] auto[0] 59 1 T6 2 T40 1 T12 1
auto[76:79] auto[1] 186 1 T1 1 T6 1 T33 2
auto[80:83] auto[0] 67 1 T42 1 T47 2 T48 1
auto[80:83] auto[1] 186 1 T5 3 T40 1 T35 2
auto[84:87] auto[0] 65 1 T6 1 T40 1 T42 2
auto[84:87] auto[1] 206 1 T1 1 T6 2 T12 2
auto[88:91] auto[0] 422 1 T6 1 T7 1 T40 4
auto[88:91] auto[1] 1145 1 T1 3 T5 8 T6 4
auto[92:95] auto[0] 58 1 T40 1 T35 1 T208 2
auto[92:95] auto[1] 215 1 T5 2 T6 1 T40 2
auto[96:99] auto[0] 69 1 T40 1 T44 8 T42 2
auto[96:99] auto[1] 203 1 T5 2 T33 2 T40 2
auto[100:103] auto[0] 57 1 T45 1 T42 5 T178 1
auto[100:103] auto[1] 200 1 T1 1 T5 3 T33 4
auto[104:107] auto[0] 434 1 T4 1 T6 5 T40 7
auto[104:107] auto[1] 737 1 T1 1 T4 1 T5 7
auto[108:111] auto[0] 79 1 T6 1 T40 1 T45 4
auto[108:111] auto[1] 162 1 T5 1 T33 4 T44 1
auto[112:115] auto[0] 55 1 T40 1 T12 1 T42 1
auto[112:115] auto[1] 178 1 T12 1 T22 3 T23 2
auto[116:119] auto[0] 51 1 T40 4 T12 1 T45 1
auto[116:119] auto[1] 184 1 T33 3 T12 1 T23 1
auto[120:123] auto[0] 67 1 T6 2 T44 3 T237 1
auto[120:123] auto[1] 233 1 T5 2 T40 4 T12 1
auto[124:127] auto[0] 35 1 T40 2 T12 2 T44 2
auto[124:127] auto[1] 201 1 T5 3 T40 1 T12 3
auto[128:131] auto[0] 64 1 T35 2 T12 1 T42 4
auto[128:131] auto[1] 201 1 T5 1 T6 2 T40 3
auto[132:135] auto[0] 52 1 T12 4 T45 1 T208 2
auto[132:135] auto[1] 217 1 T6 1 T33 2 T22 1
auto[136:139] auto[0] 65 1 T40 1 T35 1 T12 5
auto[136:139] auto[1] 205 1 T5 3 T33 1 T22 1
auto[140:143] auto[0] 105 1 T40 7 T35 1 T12 1
auto[140:143] auto[1] 231 1 T5 7 T40 2 T183 3
auto[144:147] auto[0] 63 1 T35 2 T44 2 T45 2
auto[144:147] auto[1] 167 1 T1 1 T33 1 T40 1
auto[148:151] auto[0] 88 1 T35 1 T12 1 T238 2
auto[148:151] auto[1] 220 1 T1 1 T5 1 T35 1
auto[152:155] auto[0] 58 1 T8 1 T40 2 T35 2
auto[152:155] auto[1] 217 1 T5 3 T8 1 T40 3
auto[156:159] auto[0] 424 1 T6 4 T8 1 T40 6
auto[156:159] auto[1] 1173 1 T1 1 T5 16 T6 4
auto[160:163] auto[0] 57 1 T6 2 T40 2 T41 1
auto[160:163] auto[1] 198 1 T41 1 T23 2 T42 3
auto[164:167] auto[0] 66 1 T35 4 T12 1 T238 2
auto[164:167] auto[1] 206 1 T5 2 T6 2 T40 2
auto[168:171] auto[0] 52 1 T12 2 T47 2 T225 1
auto[168:171] auto[1] 209 1 T22 4 T42 6 T47 1
auto[172:175] auto[0] 48 1 T6 3 T40 1 T35 1
auto[172:175] auto[1] 178 1 T5 1 T33 2 T40 1
auto[176:179] auto[0] 60 1 T12 4 T42 2 T47 6
auto[176:179] auto[1] 210 1 T6 2 T40 1 T12 3
auto[180:183] auto[0] 391 1 T3 5 T6 1 T40 9
auto[180:183] auto[1] 1126 1 T1 3 T3 5 T5 14
auto[184:187] auto[0] 425 1 T4 1 T6 1 T7 1
auto[184:187] auto[1] 696 1 T4 1 T5 4 T6 9
auto[188:191] auto[0] 67 1 T12 2 T179 2 T220 1
auto[188:191] auto[1] 218 1 T5 1 T40 1 T12 2
auto[192:195] auto[0] 71 1 T40 1 T12 1 T45 1
auto[192:195] auto[1] 210 1 T1 1 T33 1 T12 2
auto[196:199] auto[0] 71 1 T6 1 T40 1 T44 8
auto[196:199] auto[1] 202 1 T5 3 T40 4 T23 5
auto[200:203] auto[0] 59 1 T35 1 T12 4 T45 1
auto[200:203] auto[1] 185 1 T1 1 T5 5 T6 1
auto[204:207] auto[0] 88 1 T6 2 T44 3 T46 1
auto[204:207] auto[1] 211 1 T1 4 T5 2 T6 3
auto[208:211] auto[0] 64 1 T6 2 T35 1 T42 1
auto[208:211] auto[1] 199 1 T5 4 T33 1 T23 5
auto[212:215] auto[0] 59 1 T35 1 T12 1 T42 1
auto[212:215] auto[1] 208 1 T5 1 T33 5 T40 2
auto[216:219] auto[0] 61 1 T6 2 T40 5 T45 2
auto[216:219] auto[1] 202 1 T1 1 T6 1 T33 1
auto[220:223] auto[0] 63 1 T12 2 T44 2 T42 3
auto[220:223] auto[1] 211 1 T5 10 T6 1 T33 2
auto[224:227] auto[0] 82 1 T40 2 T12 3 T45 1
auto[224:227] auto[1] 246 1 T1 1 T5 3 T40 1
auto[228:231] auto[0] 60 1 T12 1 T44 1 T243 1
auto[228:231] auto[1] 179 1 T5 5 T33 2 T35 1
auto[232:235] auto[0] 743 1 T3 4 T6 4 T40 4
auto[232:235] auto[1] 1598 1 T1 2 T3 4 T5 19
auto[236:239] auto[0] 54 1 T6 2 T40 2 T12 1
auto[236:239] auto[1] 187 1 T33 2 T22 1 T23 1
auto[240:243] auto[0] 74 1 T40 3 T12 2 T45 1
auto[240:243] auto[1] 198 1 T5 2 T6 2 T12 1
auto[244:247] auto[0] 87 1 T40 2 T12 1 T42 1
auto[244:247] auto[1] 190 1 T5 3 T6 2 T40 1
auto[248:251] auto[0] 77 1 T6 1 T40 1 T35 1
auto[248:251] auto[1] 178 1 T5 4 T6 2 T40 1
auto[252:255] auto[0] 60 1 T6 4 T40 2 T12 3
auto[252:255] auto[1] 197 1 T5 3 T6 2 T40 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%