Group : spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 66 0 66 100.00
Crosses 128 0 128 100.00


Variables for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_filtered 2 0 2 100.00 100 1 1 2
cp_opcode 64 0 64 100.00 100 1 1 64


Crosses for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_all 128 0 128 100.00 100 1 1 0


Summary for Variable cp_filtered

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_filtered

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 15311 1 T5 82 T8 163 T13 4
auto[1] 46790 1 T5 181 T8 164 T10 179



Summary for Variable cp_opcode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 64 0 64 100.00


Automatically Generated Bins for cp_opcode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] 1399 1 T5 7 T8 9 T10 3
auto[4:7] 24201 1 T5 195 T8 136 T10 39
auto[8:11] 1343 1 T5 1 T8 7 T10 3
auto[12:15] 372 1 T8 2 T37 3 T42 1
auto[16:19] 357 1 T8 2 T10 1 T37 2
auto[20:23] 2009 1 T5 4 T8 13 T10 9
auto[24:27] 332 1 T8 4 T10 2 T37 1
auto[28:31] 305 1 T8 2 T37 2 T35 2
auto[32:35] 339 1 T5 2 T8 2 T10 1
auto[36:39] 305 1 T8 1 T10 3 T37 4
auto[40:43] 329 1 T8 3 T37 1 T35 2
auto[44:47] 318 1 T5 3 T8 1 T10 1
auto[48:51] 380 1 T8 1 T10 6 T40 5
auto[52:55] 1910 1 T8 9 T10 6 T37 12
auto[56:59] 1443 1 T5 3 T8 8 T10 1
auto[60:63] 367 1 T5 2 T40 1 T26 2
auto[64:67] 332 1 T8 5 T37 4 T35 2
auto[68:71] 317 1 T8 1 T10 2 T37 1
auto[72:75] 317 1 T8 1 T37 4 T42 2
auto[76:79] 393 1 T8 6 T10 1 T42 2
auto[80:83] 364 1 T8 4 T10 5 T37 2
auto[84:87] 378 1 T5 1 T8 2 T10 2
auto[88:91] 1880 1 T5 5 T8 4 T10 6
auto[92:95] 387 1 T5 4 T10 2 T37 2
auto[96:99] 379 1 T8 2 T10 2 T41 4
auto[100:103] 319 1 T8 2 T36 1 T26 2
auto[104:107] 1260 1 T5 2 T8 6 T10 4
auto[108:111] 367 1 T5 1 T8 2 T10 1
auto[112:115] 329 1 T8 5 T10 1 T37 1
auto[116:119] 386 1 T5 1 T10 2 T37 5
auto[120:123] 365 1 T10 3 T42 1 T40 3
auto[124:127] 341 1 T37 1 T42 1 T36 3
auto[128:131] 399 1 T5 2 T8 1 T16 2
auto[132:135] 309 1 T10 4 T37 3 T40 1
auto[136:139] 335 1 T5 2 T10 7 T37 4
auto[140:143] 374 1 T8 2 T37 3 T35 1
auto[144:147] 357 1 T5 1 T10 1 T37 1
auto[148:151] 361 1 T5 1 T37 1 T42 1
auto[152:155] 375 1 T8 6 T10 1 T37 2
auto[156:159] 2012 1 T5 2 T8 9 T10 10
auto[160:163] 315 1 T10 1 T37 3 T26 2
auto[164:167] 333 1 T5 2 T8 3 T10 1
auto[168:171] 314 1 T8 4 T10 5 T35 1
auto[172:175] 367 1 T8 2 T37 3 T40 1
auto[176:179] 371 1 T10 2 T37 1 T42 2
auto[180:183] 1986 1 T5 2 T8 9 T10 10
auto[184:187] 1359 1 T5 4 T8 14 T20 2
auto[188:191] 366 1 T5 1 T8 2 T10 1
auto[192:195] 340 1 T10 1 T16 6 T37 3
auto[196:199] 339 1 T5 1 T10 1 T37 7
auto[200:203] 343 1 T8 3 T10 4 T40 1
auto[204:207] 313 1 T8 2 T42 2 T35 5
auto[208:211] 368 1 T8 1 T10 1 T37 1
auto[212:215] 366 1 T5 1 T8 1 T10 1
auto[216:219] 314 1 T10 4 T37 2 T42 1
auto[220:223] 354 1 T5 2 T8 1 T10 3
auto[224:227] 379 1 T5 1 T10 1 T20 4
auto[228:231] 355 1 T8 4 T10 1 T37 3
auto[232:235] 3085 1 T5 8 T8 15 T10 8
auto[236:239] 367 1 T8 2 T20 2 T37 1
auto[240:243] 320 1 T8 2 T10 2 T42 3
auto[244:247] 386 1 T10 1 T37 1 T42 3
auto[248:251] 358 1 T5 2 T37 3 T35 5
auto[252:255] 358 1 T8 4 T10 2 T37 3



Summary for Cross cr_all

Samples crossed: cp_opcode cp_filtered
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for cr_all

Bins
cp_opcodecp_filteredCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] auto[0] 450 1 T5 7 T8 4 T20 2
auto[0:3] auto[1] 949 1 T8 5 T10 3 T20 2
auto[4:7] auto[0] 5452 1 T5 40 T8 72 T37 136
auto[4:7] auto[1] 18749 1 T5 155 T8 64 T10 39
auto[8:11] auto[0] 461 1 T5 1 T8 2 T41 1
auto[8:11] auto[1] 882 1 T8 5 T10 3 T41 1
auto[12:15] auto[0] 86 1 T37 1 T42 1 T26 1
auto[12:15] auto[1] 286 1 T8 2 T37 2 T35 1
auto[16:19] auto[0] 86 1 T45 1 T29 2 T200 2
auto[16:19] auto[1] 271 1 T8 2 T10 1 T37 2
auto[20:23] auto[0] 512 1 T5 1 T8 7 T13 2
auto[20:23] auto[1] 1497 1 T5 3 T8 6 T10 9
auto[24:27] auto[0] 92 1 T8 2 T42 1 T43 1
auto[24:27] auto[1] 240 1 T8 2 T10 2 T37 1
auto[28:31] auto[0] 63 1 T37 2 T26 1 T43 1
auto[28:31] auto[1] 242 1 T8 2 T35 2 T26 1
auto[32:35] auto[0] 57 1 T5 2 T8 2 T16 1
auto[32:35] auto[1] 282 1 T10 1 T16 1 T40 3
auto[36:39] auto[0] 66 1 T8 1 T37 4 T43 3
auto[36:39] auto[1] 239 1 T10 3 T40 4 T36 1
auto[40:43] auto[0] 81 1 T8 1 T37 1 T26 1
auto[40:43] auto[1] 248 1 T8 2 T35 2 T40 2
auto[44:47] auto[0] 85 1 T5 3 T8 1 T42 1
auto[44:47] auto[1] 233 1 T10 1 T37 1 T40 3
auto[48:51] auto[0] 75 1 T44 1 T47 2 T28 2
auto[48:51] auto[1] 305 1 T8 1 T10 6 T40 5
auto[52:55] auto[0] 421 1 T8 4 T37 4 T42 1
auto[52:55] auto[1] 1489 1 T8 5 T10 6 T37 8
auto[56:59] auto[0] 494 1 T5 1 T8 5 T37 2
auto[56:59] auto[1] 949 1 T5 2 T8 3 T10 1
auto[60:63] auto[0] 97 1 T5 1 T26 1 T29 2
auto[60:63] auto[1] 270 1 T5 1 T40 1 T26 1
auto[64:67] auto[0] 72 1 T8 2 T37 2 T43 1
auto[64:67] auto[1] 260 1 T8 3 T37 2 T35 2
auto[68:71] auto[0] 86 1 T37 1 T26 2 T44 3
auto[68:71] auto[1] 231 1 T8 1 T10 2 T40 1
auto[72:75] auto[0] 95 1 T8 1 T37 4 T42 2
auto[72:75] auto[1] 222 1 T43 1 T44 2 T38 3
auto[76:79] auto[0] 93 1 T8 5 T43 3 T29 1
auto[76:79] auto[1] 300 1 T8 1 T10 1 T42 2
auto[80:83] auto[0] 84 1 T37 2 T43 4 T47 3
auto[80:83] auto[1] 280 1 T8 4 T10 5 T40 3
auto[84:87] auto[0] 91 1 T8 2 T43 1 T45 1
auto[84:87] auto[1] 287 1 T5 1 T10 2 T35 2
auto[88:91] auto[0] 481 1 T5 4 T8 3 T37 6
auto[88:91] auto[1] 1399 1 T5 1 T8 1 T10 6
auto[92:95] auto[0] 100 1 T5 4 T37 1 T42 1
auto[92:95] auto[1] 287 1 T10 2 T37 1 T35 1
auto[96:99] auto[0] 86 1 T8 1 T41 2 T45 1
auto[96:99] auto[1] 293 1 T8 1 T10 2 T41 2
auto[100:103] auto[0] 82 1 T8 2 T43 1 T44 1
auto[100:103] auto[1] 237 1 T36 1 T26 2 T43 1
auto[104:107] auto[0] 433 1 T5 2 T16 1 T19 1
auto[104:107] auto[1] 827 1 T8 6 T10 4 T16 1
auto[108:111] auto[0] 85 1 T8 2 T42 3 T26 1
auto[108:111] auto[1] 282 1 T5 1 T10 1 T35 1
auto[112:115] auto[0] 90 1 T37 1 T46 2 T47 2
auto[112:115] auto[1] 239 1 T8 5 T10 1 T40 1
auto[116:119] auto[0] 73 1 T5 1 T37 4 T28 3
auto[116:119] auto[1] 313 1 T10 2 T37 1 T42 5
auto[120:123] auto[0] 92 1 T43 1 T47 1 T28 1
auto[120:123] auto[1] 273 1 T10 3 T42 1 T40 3
auto[124:127] auto[0] 69 1 T200 1 T222 1 T168 1
auto[124:127] auto[1] 272 1 T37 1 T42 1 T36 3
auto[128:131] auto[0] 100 1 T8 1 T16 1 T37 2
auto[128:131] auto[1] 299 1 T5 2 T16 1 T37 1
auto[132:135] auto[0] 65 1 T37 1 T46 1 T28 2
auto[132:135] auto[1] 244 1 T10 4 T37 2 T40 1
auto[136:139] auto[0] 78 1 T5 1 T37 2 T45 1
auto[136:139] auto[1] 257 1 T5 1 T10 7 T37 2
auto[140:143] auto[0] 101 1 T8 2 T37 2 T43 1
auto[140:143] auto[1] 273 1 T37 1 T35 1 T43 8
auto[144:147] auto[0] 77 1 T5 1 T46 2 T29 3
auto[144:147] auto[1] 280 1 T10 1 T37 1 T40 1
auto[148:151] auto[0] 73 1 T5 1 T42 1 T26 1
auto[148:151] auto[1] 288 1 T37 1 T35 3 T40 4
auto[152:155] auto[0] 84 1 T8 5 T37 1 T45 1
auto[152:155] auto[1] 291 1 T8 1 T10 1 T37 1
auto[156:159] auto[0] 508 1 T8 3 T13 2 T16 2
auto[156:159] auto[1] 1504 1 T5 2 T8 6 T10 10
auto[160:163] auto[0] 75 1 T37 2 T45 1 T46 1
auto[160:163] auto[1] 240 1 T10 1 T37 1 T26 2
auto[164:167] auto[0] 80 1 T5 1 T8 1 T26 1
auto[164:167] auto[1] 253 1 T5 1 T8 2 T10 1
auto[168:171] auto[0] 64 1 T8 2 T43 3 T80 1
auto[168:171] auto[1] 250 1 T8 2 T10 5 T35 1
auto[172:175] auto[0] 71 1 T8 1 T37 2 T26 2
auto[172:175] auto[1] 296 1 T8 1 T37 1 T40 1
auto[176:179] auto[0] 88 1 T42 1 T26 2 T47 1
auto[176:179] auto[1] 283 1 T10 2 T37 1 T42 1
auto[180:183] auto[0] 507 1 T8 4 T20 1 T37 6
auto[180:183] auto[1] 1479 1 T5 2 T8 5 T10 10
auto[184:187] auto[0] 462 1 T5 3 T8 6 T20 1
auto[184:187] auto[1] 897 1 T5 1 T8 8 T20 1
auto[188:191] auto[0] 87 1 T42 1 T46 1 T47 1
auto[188:191] auto[1] 279 1 T5 1 T8 2 T10 1
auto[192:195] auto[0] 62 1 T16 3 T37 3 T47 2
auto[192:195] auto[1] 278 1 T10 1 T16 3 T35 1
auto[196:199] auto[0] 96 1 T37 7 T43 3 T28 1
auto[196:199] auto[1] 243 1 T5 1 T10 1 T43 2
auto[200:203] auto[0] 89 1 T8 1 T44 1 T46 1
auto[200:203] auto[1] 254 1 T8 2 T10 4 T40 1
auto[204:207] auto[0] 57 1 T29 1 T182 2 T168 3
auto[204:207] auto[1] 256 1 T8 2 T42 2 T35 5
auto[208:211] auto[0] 78 1 T43 3 T46 1 T28 1
auto[208:211] auto[1] 290 1 T8 1 T10 1 T37 1
auto[212:215] auto[0] 79 1 T5 1 T43 1 T44 3
auto[212:215] auto[1] 287 1 T8 1 T10 1 T37 4
auto[216:219] auto[0] 69 1 T37 1 T47 4 T167 1
auto[216:219] auto[1] 245 1 T10 4 T37 1 T42 1
auto[220:223] auto[0] 87 1 T8 1 T37 1 T43 2
auto[220:223] auto[1] 267 1 T5 2 T10 3 T37 4
auto[224:227] auto[0] 89 1 T5 1 T20 2 T37 3
auto[224:227] auto[1] 290 1 T10 1 T20 2 T37 1
auto[228:231] auto[0] 72 1 T8 2 T37 1 T43 2
auto[228:231] auto[1] 283 1 T8 2 T10 1 T37 2
auto[232:235] auto[0] 882 1 T5 4 T8 10 T17 2
auto[232:235] auto[1] 2203 1 T5 4 T8 5 T10 8
auto[236:239] auto[0] 105 1 T8 1 T20 1 T37 1
auto[236:239] auto[1] 262 1 T8 1 T20 1 T40 1
auto[240:243] auto[0] 78 1 T8 2 T42 3 T26 1
auto[240:243] auto[1] 242 1 T10 2 T26 2 T45 3
auto[244:247] auto[0] 87 1 T42 3 T44 1 T28 2
auto[244:247] auto[1] 299 1 T10 1 T37 1 T35 1
auto[248:251] auto[0] 94 1 T5 2 T37 2 T44 3
auto[248:251] auto[1] 264 1 T37 1 T35 5 T40 1
auto[252:255] auto[0] 77 1 T8 2 T37 1 T42 1
auto[252:255] auto[1] 281 1 T8 2 T10 2 T37 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%