Group : spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 66 0 66 100.00
Crosses 128 0 128 100.00


Variables for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_filtered 2 0 2 100.00 100 1 1 2
cp_opcode 64 0 64 100.00 100 1 1 64


Crosses for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_all 128 0 128 100.00 100 1 1 0


Summary for Variable cp_filtered

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_filtered

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 14771 1 T3 4 T9 39 T10 5
auto[1] 44789 1 T2 2 T3 4 T5 952



Summary for Variable cp_opcode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 64 0 64 100.00


Automatically Generated Bins for cp_opcode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] 1327 1 T2 1 T5 6 T6 3
auto[4:7] 24037 1 T5 710 T6 32 T8 4
auto[8:11] 1214 1 T5 3 T6 2 T9 2
auto[12:15] 337 1 T5 3 T11 2 T23 1
auto[16:19] 303 1 T5 2 T6 1 T11 3
auto[20:23] 1893 1 T5 12 T6 5 T8 2
auto[24:27] 379 1 T5 1 T6 1 T11 2
auto[28:31] 281 1 T5 4 T9 1 T12 1
auto[32:35] 340 1 T5 3 T6 1 T9 3
auto[36:39] 349 1 T5 3 T11 1 T12 2
auto[40:43] 284 1 T5 2 T11 4 T12 6
auto[44:47] 308 1 T5 5 T6 1 T11 3
auto[48:51] 299 1 T5 6 T6 1 T12 2
auto[52:55] 1852 1 T5 13 T6 6 T9 2
auto[56:59] 1200 1 T5 3 T6 2 T8 1
auto[60:63] 347 1 T6 3 T23 2 T40 2
auto[64:67] 315 1 T5 4 T6 5 T9 1
auto[68:71] 342 1 T11 3 T40 2 T167 2
auto[72:75] 322 1 T5 4 T9 3 T11 1
auto[76:79] 343 1 T5 4 T11 3 T28 4
auto[80:83] 329 1 T5 4 T8 1 T12 3
auto[84:87] 321 1 T5 2 T11 1 T12 1
auto[88:91] 1837 1 T3 2 T5 14 T6 3
auto[92:95] 303 1 T5 2 T9 3 T11 1
auto[96:99] 394 1 T6 3 T11 4 T12 2
auto[100:103] 320 1 T5 2 T6 1 T11 4
auto[104:107] 1289 1 T5 9 T6 1 T9 3
auto[108:111] 366 1 T5 5 T9 2 T11 3
auto[112:115] 331 1 T5 2 T6 1 T11 3
auto[116:119] 329 1 T5 2 T6 3 T11 2
auto[120:123] 338 1 T5 1 T12 1 T40 3
auto[124:127] 324 1 T6 2 T9 1 T11 3
auto[128:131] 321 1 T5 6 T11 1 T28 1
auto[132:135] 360 1 T5 4 T6 1 T8 1
auto[136:139] 304 1 T5 4 T8 1 T11 4
auto[140:143] 301 1 T5 2 T6 2 T9 1
auto[144:147] 356 1 T5 3 T6 1 T9 4
auto[148:151] 344 1 T5 2 T11 2 T12 1
auto[152:155] 338 1 T5 5 T11 4 T12 2
auto[156:159] 1912 1 T3 6 T5 19 T6 4
auto[160:163] 288 1 T5 2 T9 1 T11 2
auto[164:167] 355 1 T5 2 T6 1 T11 7
auto[168:171] 304 1 T5 5 T11 2 T12 2
auto[172:175] 317 1 T5 2 T11 1 T23 1
auto[176:179] 297 1 T5 3 T6 2 T9 2
auto[180:183] 1897 1 T5 9 T6 4 T8 2
auto[184:187] 1246 1 T5 3 T6 1 T9 2
auto[188:191] 333 1 T5 1 T6 1 T8 1
auto[192:195] 299 1 T5 2 T11 1 T12 1
auto[196:199] 304 1 T5 2 T6 2 T9 1
auto[200:203] 324 1 T5 4 T6 2 T9 1
auto[204:207] 301 1 T8 1 T11 1 T12 1
auto[208:211] 306 1 T8 1 T11 1 T12 4
auto[212:215] 329 1 T5 3 T6 1 T9 1
auto[216:219] 382 1 T5 1 T6 3 T9 3
auto[220:223] 335 1 T5 2 T9 3 T11 2
auto[224:227] 290 1 T6 1 T9 1 T14 2
auto[228:231] 334 1 T5 5 T6 1 T8 1
auto[232:235] 2794 1 T2 1 T5 10 T6 4
auto[236:239] 328 1 T5 6 T6 3 T9 2
auto[240:243] 333 1 T5 2 T9 1 T11 4
auto[244:247] 341 1 T5 4 T6 3 T9 2
auto[248:251] 346 1 T5 3 T12 2 T40 1
auto[252:255] 388 1 T5 5 T6 1 T11 2



Summary for Cross cr_all

Samples crossed: cp_opcode cp_filtered
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for cr_all

Bins
cp_opcodecp_filteredCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] auto[0] 464 1 T9 2 T12 2 T40 6
auto[0:3] auto[1] 863 1 T2 1 T5 6 T6 3
auto[4:7] auto[0] 5404 1 T9 2 T12 41 T22 2
auto[4:7] auto[1] 18633 1 T5 710 T6 32 T8 4
auto[8:11] auto[0] 446 1 T9 1 T12 3 T40 2
auto[8:11] auto[1] 768 1 T5 3 T6 2 T9 1
auto[12:15] auto[0] 92 1 T14 1 T46 2 T42 1
auto[12:15] auto[1] 245 1 T5 3 T11 2 T23 1
auto[16:19] auto[0] 55 1 T12 2 T41 1 T46 1
auto[16:19] auto[1] 248 1 T5 2 T6 1 T11 3
auto[20:23] auto[0] 436 1 T9 5 T12 2 T105 1
auto[20:23] auto[1] 1457 1 T5 12 T6 5 T8 2
auto[24:27] auto[0] 69 1 T12 1 T14 1 T44 3
auto[24:27] auto[1] 310 1 T5 1 T6 1 T11 2
auto[28:31] auto[0] 75 1 T9 1 T12 1 T44 1
auto[28:31] auto[1] 206 1 T5 4 T28 3 T14 1
auto[32:35] auto[0] 70 1 T9 2 T40 2 T43 2
auto[32:35] auto[1] 270 1 T5 3 T6 1 T9 1
auto[36:39] auto[0] 84 1 T12 2 T40 1 T43 1
auto[36:39] auto[1] 265 1 T5 3 T11 1 T40 2
auto[40:43] auto[0] 74 1 T12 3 T14 1 T41 2
auto[40:43] auto[1] 210 1 T5 2 T11 4 T12 3
auto[44:47] auto[0] 71 1 T12 1 T16 1 T46 1
auto[44:47] auto[1] 237 1 T5 5 T6 1 T11 3
auto[48:51] auto[0] 62 1 T12 1 T40 1 T44 1
auto[48:51] auto[1] 237 1 T5 6 T6 1 T12 1
auto[52:55] auto[0] 488 1 T10 1 T12 1 T40 3
auto[52:55] auto[1] 1364 1 T5 13 T6 6 T9 2
auto[56:59] auto[0] 420 1 T9 2 T12 7 T40 1
auto[56:59] auto[1] 780 1 T5 3 T6 2 T8 1
auto[60:63] auto[0] 83 1 T14 3 T41 1 T45 2
auto[60:63] auto[1] 264 1 T6 3 T23 2 T40 2
auto[64:67] auto[0] 89 1 T9 1 T12 5 T251 1
auto[64:67] auto[1] 226 1 T5 4 T6 5 T11 3
auto[68:71] auto[0] 81 1 T40 2 T167 1 T41 1
auto[68:71] auto[1] 261 1 T11 3 T167 1 T82 2
auto[72:75] auto[0] 68 1 T9 3 T40 1 T45 1
auto[72:75] auto[1] 254 1 T5 4 T11 1 T12 1
auto[76:79] auto[0] 78 1 T14 1 T41 2 T42 2
auto[76:79] auto[1] 265 1 T5 4 T11 3 T28 4
auto[80:83] auto[0] 72 1 T40 1 T14 1 T83 2
auto[80:83] auto[1] 257 1 T5 4 T8 1 T12 3
auto[84:87] auto[0] 81 1 T12 1 T40 1 T41 1
auto[84:87] auto[1] 240 1 T5 2 T11 1 T28 1
auto[88:91] auto[0] 436 1 T3 1 T10 4 T40 2
auto[88:91] auto[1] 1401 1 T3 1 T5 14 T6 3
auto[92:95] auto[0] 72 1 T9 3 T12 1 T16 3
auto[92:95] auto[1] 231 1 T5 2 T11 1 T12 3
auto[96:99] auto[0] 71 1 T12 2 T43 1 T44 1
auto[96:99] auto[1] 323 1 T6 3 T11 4 T28 1
auto[100:103] auto[0] 78 1 T14 1 T240 1 T196 1
auto[100:103] auto[1] 242 1 T5 2 T6 1 T11 4
auto[104:107] auto[0] 462 1 T9 3 T12 1 T40 2
auto[104:107] auto[1] 827 1 T5 9 T6 1 T11 4
auto[108:111] auto[0] 113 1 T12 1 T40 9 T95 6
auto[108:111] auto[1] 253 1 T5 5 T9 2 T11 3
auto[112:115] auto[0] 86 1 T95 1 T196 3 T79 2
auto[112:115] auto[1] 245 1 T5 2 T6 1 T11 3
auto[116:119] auto[0] 82 1 T12 2 T40 1 T14 1
auto[116:119] auto[1] 247 1 T5 2 T6 3 T11 2
auto[120:123] auto[0] 79 1 T40 1 T167 2 T41 2
auto[120:123] auto[1] 259 1 T5 1 T12 1 T40 2
auto[124:127] auto[0] 86 1 T12 2 T14 2 T41 3
auto[124:127] auto[1] 238 1 T6 2 T9 1 T11 3
auto[128:131] auto[0] 66 1 T43 2 T97 1 T83 1
auto[128:131] auto[1] 255 1 T5 6 T11 1 T28 1
auto[132:135] auto[0] 94 1 T9 1 T40 1 T43 1
auto[132:135] auto[1] 266 1 T5 4 T6 1 T8 1
auto[136:139] auto[0] 65 1 T41 4 T42 1 T83 2
auto[136:139] auto[1] 239 1 T5 4 T8 1 T11 4
auto[140:143] auto[0] 65 1 T40 1 T97 1 T44 3
auto[140:143] auto[1] 236 1 T5 2 T6 2 T9 1
auto[144:147] auto[0] 90 1 T9 2 T14 1 T43 1
auto[144:147] auto[1] 266 1 T5 3 T6 1 T9 2
auto[148:151] auto[0] 68 1 T12 1 T41 1 T168 2
auto[148:151] auto[1] 276 1 T5 2 T11 2 T28 2
auto[152:155] auto[0] 91 1 T12 1 T43 1 T44 1
auto[152:155] auto[1] 247 1 T5 5 T11 4 T12 1
auto[156:159] auto[0] 503 1 T3 3 T9 1 T12 6
auto[156:159] auto[1] 1409 1 T3 3 T5 19 T6 4
auto[160:163] auto[0] 62 1 T9 1 T12 2 T40 2
auto[160:163] auto[1] 226 1 T5 2 T11 2 T12 1
auto[164:167] auto[0] 85 1 T40 1 T167 2 T43 3
auto[164:167] auto[1] 270 1 T5 2 T6 1 T11 7
auto[168:171] auto[0] 62 1 T12 1 T14 1 T42 1
auto[168:171] auto[1] 242 1 T5 5 T11 2 T12 1
auto[172:175] auto[0] 89 1 T41 2 T97 1 T46 1
auto[172:175] auto[1] 228 1 T5 2 T11 1 T23 1
auto[176:179] auto[0] 64 1 T9 1 T14 1 T123 1
auto[176:179] auto[1] 233 1 T5 3 T6 2 T9 1
auto[180:183] auto[0] 441 1 T12 2 T22 1 T40 1
auto[180:183] auto[1] 1456 1 T5 9 T6 4 T8 2
auto[184:187] auto[0] 442 1 T12 7 T40 5 T14 3
auto[184:187] auto[1] 804 1 T5 3 T6 1 T9 2
auto[188:191] auto[0] 74 1 T41 1 T42 2 T83 1
auto[188:191] auto[1] 259 1 T5 1 T6 1 T8 1
auto[192:195] auto[0] 57 1 T41 1 T42 1 T20 2
auto[192:195] auto[1] 242 1 T5 2 T11 1 T12 1
auto[196:199] auto[0] 68 1 T40 1 T95 1 T80 2
auto[196:199] auto[1] 236 1 T5 2 T6 2 T9 1
auto[200:203] auto[0] 76 1 T166 1 T16 1 T42 1
auto[200:203] auto[1] 248 1 T5 4 T6 2 T9 1
auto[204:207] auto[0] 67 1 T12 1 T40 1 T14 2
auto[204:207] auto[1] 234 1 T8 1 T11 1 T28 1
auto[208:211] auto[0] 74 1 T12 2 T43 1 T16 2
auto[208:211] auto[1] 232 1 T8 1 T11 1 T12 2
auto[212:215] auto[0] 76 1 T9 1 T40 1 T14 3
auto[212:215] auto[1] 253 1 T5 3 T6 1 T44 1
auto[216:219] auto[0] 101 1 T9 2 T12 1 T40 1
auto[216:219] auto[1] 281 1 T5 1 T6 3 T9 1
auto[220:223] auto[0] 81 1 T9 1 T12 4 T41 4
auto[220:223] auto[1] 254 1 T5 2 T9 2 T11 2
auto[224:227] auto[0] 77 1 T41 1 T44 1 T46 1
auto[224:227] auto[1] 213 1 T6 1 T9 1 T14 2
auto[228:231] auto[0] 73 1 T83 2 T196 7 T197 2
auto[228:231] auto[1] 261 1 T5 5 T6 1 T8 1
auto[232:235] auto[0] 823 1 T9 2 T12 3 T22 2
auto[232:235] auto[1] 1971 1 T2 1 T5 10 T6 4
auto[236:239] auto[0] 80 1 T9 2 T40 3 T41 1
auto[236:239] auto[1] 248 1 T5 6 T6 3 T11 3
auto[240:243] auto[0] 81 1 T12 3 T41 1 T43 3
auto[240:243] auto[1] 252 1 T5 2 T9 1 T11 4
auto[244:247] auto[0] 85 1 T12 3 T40 2 T95 1
auto[244:247] auto[1] 256 1 T5 4 T6 3 T9 2
auto[248:251] auto[0] 68 1 T40 1 T14 4 T43 1
auto[248:251] auto[1] 278 1 T5 3 T12 2 T14 1
auto[252:255] auto[0] 96 1 T12 1 T167 1 T83 1
auto[252:255] auto[1] 292 1 T5 5 T6 1 T11 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%