Group : spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 66 0 66 100.00
Crosses 128 0 128 100.00


Variables for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_filtered 2 0 2 100.00 100 1 1 2
cp_opcode 64 0 64 100.00 100 1 1 64


Crosses for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_all 128 0 128 100.00 100 1 1 0


Summary for Variable cp_filtered

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_filtered

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1511 1 T1 7 T2 2 T3 1
auto[1] 2087 1 T1 7 T2 2 T3 1



Summary for Variable cp_opcode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 64 0 64 100.00


Automatically Generated Bins for cp_opcode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] 277 1 T6 8 T31 4 T68 2
auto[4:7] 230 1 T31 4 T70 2 T52 2
auto[8:11] 278 1 T1 6 T9 2 T25 4
auto[12:15] 10 1 T278 4 T261 2 T272 2
auto[16:19] 24 1 T9 2 T68 4 T89 4
auto[20:23] 204 1 T9 4 T11 6 T70 2
auto[24:27] 10 1 T56 4 T73 2 T281 2
auto[28:31] 6 1 T259 2 T321 2 T333 2
auto[32:35] 20 1 T107 4 T231 2 T191 6
auto[36:39] 6 1 T278 4 T234 2 - -
auto[40:43] 16 1 T107 2 T280 2 T198 2
auto[44:47] 26 1 T3 2 T108 4 T176 2
auto[48:51] 26 1 T52 2 T176 2 T331 2
auto[52:55] 168 1 T9 2 T11 8 T68 2
auto[56:59] 268 1 T1 2 T2 2 T6 6
auto[60:63] 20 1 T173 2 T227 2 T254 2
auto[64:67] 14 1 T9 2 T73 4 T275 2
auto[68:71] 22 1 T75 2 T85 2 T86 4
auto[72:75] 20 1 T68 6 T70 4 T231 2
auto[76:79] 20 1 T78 4 T343 6 T86 2
auto[80:83] 12 1 T278 4 T304 4 T275 2
auto[84:87] 22 1 T68 4 T75 4 T82 2
auto[88:91] 186 1 T11 6 T104 2 T79 6
auto[92:95] 22 1 T232 2 T280 2 T176 2
auto[96:99] 18 1 T100 2 T82 2 T262 2
auto[100:103] 30 1 T304 6 T267 4 T276 4
auto[104:107] 253 1 T31 2 T94 1 T52 6
auto[108:111] 20 1 T77 2 T137 2 T187 2
auto[112:115] 34 1 T8 2 T77 6 T257 2
auto[116:119] 12 1 T9 2 T108 2 T189 2
auto[120:123] 10 1 T81 2 T239 2 T333 4
auto[124:127] 26 1 T78 2 T108 2 T278 2
auto[128:131] 10 1 T229 4 T210 2 T202 2
auto[132:135] 4 1 T317 2 T303 2 - -
auto[136:139] 20 1 T137 4 T79 4 T75 6
auto[140:143] 18 1 T25 2 T317 2 T329 2
auto[144:147] 20 1 T75 2 T278 2 T173 2
auto[148:151] 12 1 T73 2 T231 4 T259 6
auto[152:155] 10 1 T257 2 T173 4 T84 2
auto[156:159] 206 1 T1 4 T9 2 T45 4
auto[160:163] 2 1 T173 2 - - - -
auto[164:167] 10 1 T52 2 T89 2 T190 2
auto[168:171] 8 1 T209 2 T301 2 T284 2
auto[172:175] 16 1 T31 2 T267 4 T83 6
auto[176:179] 20 1 T1 2 T79 2 T81 2
auto[180:183] 90 1 T29 4 T56 2 T26 4
auto[184:187] 281 1 T2 2 T7 2 T9 2
auto[188:191] 10 1 T76 2 T227 2 T83 4
auto[192:195] 12 1 T25 4 T372 2 T323 4
auto[196:199] 14 1 T68 2 T25 2 T74 2
auto[200:203] 22 1 T73 2 T351 8 T339 8
auto[204:207] 8 1 T236 2 T215 2 T193 2
auto[208:211] 32 1 T78 2 T232 4 T322 2
auto[212:215] 14 1 T25 2 T262 2 T345 2
auto[216:219] 12 1 T278 2 T344 4 T253 6
auto[220:223] 20 1 T201 2 T234 4 T222 2
auto[224:227] 26 1 T56 2 T89 4 T198 4
auto[228:231] 14 1 T80 2 T83 2 T222 2
auto[232:235] 307 1 T5 2 T6 4 T31 4
auto[236:239] 10 1 T74 2 T259 2 T319 2
auto[240:243] 12 1 T31 2 T227 4 T373 4
auto[244:247] 16 1 T52 2 T257 4 T82 2
auto[248:251] 16 1 T214 2 T324 2 T374 2
auto[252:255] 16 1 T68 2 T187 4 T236 2



Summary for Cross cr_all

Samples crossed: cp_opcode cp_filtered
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for cr_all

Bins
cp_opcodecp_filteredCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] auto[0] 85 1 T6 4 T31 2 T68 1
auto[0:3] auto[1] 192 1 T6 4 T31 2 T68 1
auto[4:7] auto[0] 115 1 T31 2 T70 1 T52 1
auto[4:7] auto[1] 115 1 T31 2 T70 1 T52 1
auto[8:11] auto[0] 86 1 T1 3 T9 1 T25 2
auto[8:11] auto[1] 192 1 T1 3 T9 1 T25 2
auto[12:15] auto[0] 5 1 T278 2 T261 1 T272 1
auto[12:15] auto[1] 5 1 T278 2 T261 1 T272 1
auto[16:19] auto[0] 12 1 T9 1 T68 2 T89 2
auto[16:19] auto[1] 12 1 T9 1 T68 2 T89 2
auto[20:23] auto[0] 102 1 T9 2 T11 3 T70 1
auto[20:23] auto[1] 102 1 T9 2 T11 3 T70 1
auto[24:27] auto[0] 5 1 T56 2 T73 1 T281 1
auto[24:27] auto[1] 5 1 T56 2 T73 1 T281 1
auto[28:31] auto[0] 3 1 T259 1 T321 1 T333 1
auto[28:31] auto[1] 3 1 T259 1 T321 1 T333 1
auto[32:35] auto[0] 10 1 T107 2 T231 1 T191 3
auto[32:35] auto[1] 10 1 T107 2 T231 1 T191 3
auto[36:39] auto[0] 3 1 T278 2 T234 1 - -
auto[36:39] auto[1] 3 1 T278 2 T234 1 - -
auto[40:43] auto[0] 8 1 T107 1 T280 1 T198 1
auto[40:43] auto[1] 8 1 T107 1 T280 1 T198 1
auto[44:47] auto[0] 13 1 T3 1 T108 2 T176 1
auto[44:47] auto[1] 13 1 T3 1 T108 2 T176 1
auto[48:51] auto[0] 13 1 T52 1 T176 1 T331 1
auto[48:51] auto[1] 13 1 T52 1 T176 1 T331 1
auto[52:55] auto[0] 84 1 T9 1 T11 4 T68 1
auto[52:55] auto[1] 84 1 T9 1 T11 4 T68 1
auto[56:59] auto[0] 84 1 T1 1 T2 1 T6 3
auto[56:59] auto[1] 184 1 T1 1 T2 1 T6 3
auto[60:63] auto[0] 10 1 T173 1 T227 1 T254 1
auto[60:63] auto[1] 10 1 T173 1 T227 1 T254 1
auto[64:67] auto[0] 7 1 T9 1 T73 2 T275 1
auto[64:67] auto[1] 7 1 T9 1 T73 2 T275 1
auto[68:71] auto[0] 11 1 T75 1 T85 1 T86 2
auto[68:71] auto[1] 11 1 T75 1 T85 1 T86 2
auto[72:75] auto[0] 10 1 T68 3 T70 2 T231 1
auto[72:75] auto[1] 10 1 T68 3 T70 2 T231 1
auto[76:79] auto[0] 10 1 T78 2 T343 3 T86 1
auto[76:79] auto[1] 10 1 T78 2 T343 3 T86 1
auto[80:83] auto[0] 6 1 T278 2 T304 2 T275 1
auto[80:83] auto[1] 6 1 T278 2 T304 2 T275 1
auto[84:87] auto[0] 11 1 T68 2 T75 2 T82 1
auto[84:87] auto[1] 11 1 T68 2 T75 2 T82 1
auto[88:91] auto[0] 93 1 T11 3 T104 1 T79 3
auto[88:91] auto[1] 93 1 T11 3 T104 1 T79 3
auto[92:95] auto[0] 11 1 T232 1 T280 1 T176 1
auto[92:95] auto[1] 11 1 T232 1 T280 1 T176 1
auto[96:99] auto[0] 9 1 T100 1 T82 1 T262 1
auto[96:99] auto[1] 9 1 T100 1 T82 1 T262 1
auto[100:103] auto[0] 15 1 T304 3 T267 2 T276 2
auto[100:103] auto[1] 15 1 T304 3 T267 2 T276 2
auto[104:107] auto[0] 83 1 T31 1 T52 3 T57 2
auto[104:107] auto[1] 170 1 T31 1 T94 1 T52 3
auto[108:111] auto[0] 10 1 T77 1 T137 1 T187 1
auto[108:111] auto[1] 10 1 T77 1 T137 1 T187 1
auto[112:115] auto[0] 17 1 T8 1 T77 3 T257 1
auto[112:115] auto[1] 17 1 T8 1 T77 3 T257 1
auto[116:119] auto[0] 6 1 T9 1 T108 1 T189 1
auto[116:119] auto[1] 6 1 T9 1 T108 1 T189 1
auto[120:123] auto[0] 5 1 T81 1 T239 1 T333 2
auto[120:123] auto[1] 5 1 T81 1 T239 1 T333 2
auto[124:127] auto[0] 13 1 T78 1 T108 1 T278 1
auto[124:127] auto[1] 13 1 T78 1 T108 1 T278 1
auto[128:131] auto[0] 5 1 T229 2 T210 1 T202 1
auto[128:131] auto[1] 5 1 T229 2 T210 1 T202 1
auto[132:135] auto[0] 2 1 T317 1 T303 1 - -
auto[132:135] auto[1] 2 1 T317 1 T303 1 - -
auto[136:139] auto[0] 10 1 T137 2 T79 2 T75 3
auto[136:139] auto[1] 10 1 T137 2 T79 2 T75 3
auto[140:143] auto[0] 9 1 T25 1 T317 1 T329 1
auto[140:143] auto[1] 9 1 T25 1 T317 1 T329 1
auto[144:147] auto[0] 10 1 T75 1 T278 1 T173 1
auto[144:147] auto[1] 10 1 T75 1 T278 1 T173 1
auto[148:151] auto[0] 6 1 T73 1 T231 2 T259 3
auto[148:151] auto[1] 6 1 T73 1 T231 2 T259 3
auto[152:155] auto[0] 5 1 T257 1 T173 2 T84 1
auto[152:155] auto[1] 5 1 T257 1 T173 2 T84 1
auto[156:159] auto[0] 103 1 T1 2 T9 1 T45 2
auto[156:159] auto[1] 103 1 T1 2 T9 1 T45 2
auto[160:163] auto[0] 1 1 T173 1 - - - -
auto[160:163] auto[1] 1 1 T173 1 - - - -
auto[164:167] auto[0] 5 1 T52 1 T89 1 T190 1
auto[164:167] auto[1] 5 1 T52 1 T89 1 T190 1
auto[168:171] auto[0] 4 1 T209 1 T301 1 T284 1
auto[168:171] auto[1] 4 1 T209 1 T301 1 T284 1
auto[172:175] auto[0] 8 1 T31 1 T267 2 T83 3
auto[172:175] auto[1] 8 1 T31 1 T267 2 T83 3
auto[176:179] auto[0] 10 1 T1 1 T79 1 T81 1
auto[176:179] auto[1] 10 1 T1 1 T79 1 T81 1
auto[180:183] auto[0] 45 1 T29 2 T56 1 T26 2
auto[180:183] auto[1] 45 1 T29 2 T56 1 T26 2
auto[184:187] auto[0] 99 1 T2 1 T9 1 T6 3
auto[184:187] auto[1] 182 1 T2 1 T7 2 T9 1
auto[188:191] auto[0] 5 1 T76 1 T227 1 T83 2
auto[188:191] auto[1] 5 1 T76 1 T227 1 T83 2
auto[192:195] auto[0] 6 1 T25 2 T372 1 T323 2
auto[192:195] auto[1] 6 1 T25 2 T372 1 T323 2
auto[196:199] auto[0] 7 1 T68 1 T25 1 T74 1
auto[196:199] auto[1] 7 1 T68 1 T25 1 T74 1
auto[200:203] auto[0] 11 1 T73 1 T351 4 T339 4
auto[200:203] auto[1] 11 1 T73 1 T351 4 T339 4
auto[204:207] auto[0] 4 1 T236 1 T215 1 T193 1
auto[204:207] auto[1] 4 1 T236 1 T215 1 T193 1
auto[208:211] auto[0] 16 1 T78 1 T232 2 T322 1
auto[208:211] auto[1] 16 1 T78 1 T232 2 T322 1
auto[212:215] auto[0] 7 1 T25 1 T262 1 T345 1
auto[212:215] auto[1] 7 1 T25 1 T262 1 T345 1
auto[216:219] auto[0] 6 1 T278 1 T344 2 T253 3
auto[216:219] auto[1] 6 1 T278 1 T344 2 T253 3
auto[220:223] auto[0] 10 1 T201 1 T234 2 T222 1
auto[220:223] auto[1] 10 1 T201 1 T234 2 T222 1
auto[224:227] auto[0] 13 1 T56 1 T89 2 T198 2
auto[224:227] auto[1] 13 1 T56 1 T89 2 T198 2
auto[228:231] auto[0] 7 1 T80 1 T83 1 T222 1
auto[228:231] auto[1] 7 1 T80 1 T83 1 T222 1
auto[232:235] auto[0] 107 1 T5 1 T6 2 T31 2
auto[232:235] auto[1] 200 1 T5 1 T6 2 T31 2
auto[236:239] auto[0] 5 1 T74 1 T259 1 T319 1
auto[236:239] auto[1] 5 1 T74 1 T259 1 T319 1
auto[240:243] auto[0] 6 1 T31 1 T227 2 T373 2
auto[240:243] auto[1] 6 1 T31 1 T227 2 T373 2
auto[244:247] auto[0] 8 1 T52 1 T257 2 T82 1
auto[244:247] auto[1] 8 1 T52 1 T257 2 T82 1
auto[248:251] auto[0] 8 1 T214 1 T324 1 T374 1
auto[248:251] auto[1] 8 1 T214 1 T324 1 T374 1
auto[252:255] auto[0] 8 1 T68 1 T187 2 T236 1
auto[252:255] auto[1] 8 1 T68 1 T187 2 T236 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%