Group : spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 66 0 66 100.00
Crosses 128 0 128 100.00


Variables for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_filtered 2 0 2 100.00 100 1 1 2
cp_opcode 64 0 64 100.00 100 1 1 64


Crosses for Group spi_device_env_pkg::spi_device_env_cov::passthrough_cmd_filter_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_all 128 0 128 100.00 100 1 1 0


Summary for Variable cp_filtered

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_filtered

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 11354 1 T3 21 T6 4 T8 100
auto[1] 37668 1 T2 208 T3 15 T6 4



Summary for Variable cp_opcode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 64 0 64 100.00


Automatically Generated Bins for cp_opcode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] 1059 1 T2 5 T6 2 T8 3
auto[4:7] 19786 1 T2 54 T3 19 T8 52
auto[8:11] 1006 1 T2 4 T3 1 T8 2
auto[12:15] 264 1 T2 3 T9 4 T10 4
auto[16:19] 299 1 T10 4 T41 1 T16 3
auto[20:23] 1529 1 T2 7 T6 2 T8 8
auto[24:27] 263 1 T2 1 T10 3 T41 4
auto[28:31] 277 1 T2 2 T9 7 T10 2
auto[32:35] 299 1 T2 3 T3 1 T9 2
auto[36:39] 288 1 T2 1 T9 5 T41 3
auto[40:43] 258 1 T9 2 T10 4 T41 1
auto[44:47] 263 1 T2 1 T10 2 T41 2
auto[48:51] 306 1 T2 4 T8 6 T10 1
auto[52:55] 1550 1 T2 6 T3 1 T6 4
auto[56:59] 1013 1 T2 3 T8 2 T9 9
auto[60:63] 282 1 T2 2 T3 2 T9 4
auto[64:67] 274 1 T8 1 T10 2 T41 2
auto[68:71] 266 1 T8 2 T9 2 T10 2
auto[72:75] 282 1 T9 4 T10 5 T16 2
auto[76:79] 270 1 T2 3 T9 4 T41 6
auto[80:83] 218 1 T2 1 T3 3 T41 1
auto[84:87] 258 1 T41 2 T16 5 T43 1
auto[88:91] 1490 1 T2 9 T8 3 T9 5
auto[92:95] 274 1 T2 9 T3 1 T8 4
auto[96:99] 271 1 T8 1 T10 5 T41 4
auto[100:103] 277 1 T2 2 T8 1 T10 2
auto[104:107] 1132 1 T2 1 T8 2 T9 9
auto[108:111] 277 1 T10 4 T41 2 T16 3
auto[112:115] 274 1 T2 2 T3 2 T8 2
auto[116:119] 283 1 T2 3 T8 1 T10 2
auto[120:123] 241 1 T2 3 T9 2 T10 3
auto[124:127] 256 1 T2 2 T9 2 T10 1
auto[128:131] 269 1 T9 2 T10 6 T41 3
auto[132:135] 265 1 T2 3 T8 2 T16 3
auto[136:139] 243 1 T10 3 T41 2 T16 1
auto[140:143] 239 1 T2 1 T8 3 T9 1
auto[144:147] 312 1 T2 1 T9 2 T10 3
auto[148:151] 225 1 T2 5 T10 2 T41 1
auto[152:155] 246 1 T10 1 T41 1 T16 9
auto[156:159] 1580 1 T2 5 T8 5 T9 12
auto[160:163] 253 1 T8 3 T10 3 T41 3
auto[164:167] 283 1 T2 2 T8 2 T9 1
auto[168:171] 283 1 T2 3 T9 4 T10 2
auto[172:175] 253 1 T3 2 T10 3 T16 5
auto[176:179] 287 1 T2 4 T9 1 T10 3
auto[180:183] 1579 1 T2 12 T3 3 T8 4
auto[184:187] 1058 1 T2 4 T8 3 T9 5
auto[188:191] 240 1 T16 4 T43 1 T45 2
auto[192:195] 274 1 T2 2 T8 3 T9 4
auto[196:199] 260 1 T8 2 T9 3 T41 1
auto[200:203] 254 1 T2 2 T8 3 T10 2
auto[204:207] 243 1 T2 1 T9 1 T41 2
auto[208:211] 305 1 T2 1 T8 1 T9 2
auto[212:215] 278 1 T2 3 T8 1 T10 5
auto[216:219] 212 1 T2 1 T9 3 T10 3
auto[220:223] 299 1 T2 8 T8 2 T10 1
auto[224:227] 269 1 T2 1 T8 1 T10 6
auto[228:231] 267 1 T2 4 T9 3 T10 1
auto[232:235] 2346 1 T2 7 T3 1 T8 9
auto[236:239] 260 1 T2 2 T9 1 T10 3
auto[240:243] 246 1 T9 1 T10 3 T41 2
auto[244:247] 276 1 T2 2 T8 1 T9 3
auto[248:251] 271 1 T2 2 T8 1 T9 4
auto[252:255] 262 1 T2 1 T8 4 T9 1



Summary for Cross cr_all

Samples crossed: cp_opcode cp_filtered
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for cr_all

Bins
cp_opcodecp_filteredCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:3] auto[0] 340 1 T6 1 T8 3 T9 5
auto[0:3] auto[1] 719 1 T2 5 T6 1 T9 2
auto[4:7] auto[0] 4168 1 T3 17 T8 49 T9 46
auto[4:7] auto[1] 15618 1 T2 54 T3 2 T8 3
auto[8:11] auto[0] 377 1 T8 2 T9 5 T41 4
auto[8:11] auto[1] 629 1 T2 4 T3 1 T9 4
auto[12:15] auto[0] 66 1 T9 3 T41 1 T43 2
auto[12:15] auto[1] 198 1 T2 3 T9 1 T10 4
auto[16:19] auto[0] 61 1 T43 1 T44 1 T46 3
auto[16:19] auto[1] 238 1 T10 4 T41 1 T16 3
auto[20:23] auto[0] 323 1 T6 1 T8 5 T9 7
auto[20:23] auto[1] 1206 1 T2 7 T6 1 T8 3
auto[24:27] auto[0] 67 1 T41 2 T24 1 T44 1
auto[24:27] auto[1] 196 1 T2 1 T10 3 T41 2
auto[28:31] auto[0] 54 1 T9 2 T41 3 T46 2
auto[28:31] auto[1] 223 1 T2 2 T9 5 T10 2
auto[32:35] auto[0] 57 1 T41 6 T49 1 T182 1
auto[32:35] auto[1] 242 1 T2 3 T3 1 T9 2
auto[36:39] auto[0] 71 1 T9 2 T41 2 T46 1
auto[36:39] auto[1] 217 1 T2 1 T9 3 T41 1
auto[40:43] auto[0] 51 1 T9 2 T42 1 T45 1
auto[40:43] auto[1] 207 1 T10 4 T41 1 T16 6
auto[44:47] auto[0] 59 1 T42 1 T44 1 T45 2
auto[44:47] auto[1] 204 1 T2 1 T10 2 T41 2
auto[48:51] auto[0] 62 1 T43 1 T44 1 T46 1
auto[48:51] auto[1] 244 1 T2 4 T8 6 T10 1
auto[52:55] auto[0] 375 1 T3 1 T6 2 T8 5
auto[52:55] auto[1] 1175 1 T2 6 T6 2 T9 6
auto[56:59] auto[0] 333 1 T9 6 T41 8 T43 1
auto[56:59] auto[1] 680 1 T2 3 T8 2 T9 3
auto[60:63] auto[0] 70 1 T3 2 T9 4 T41 1
auto[60:63] auto[1] 212 1 T2 2 T16 2 T26 1
auto[64:67] auto[0] 51 1 T41 1 T43 1 T42 1
auto[64:67] auto[1] 223 1 T8 1 T10 2 T41 1
auto[68:71] auto[0] 61 1 T8 1 T9 2 T42 1
auto[68:71] auto[1] 205 1 T8 1 T10 2 T41 1
auto[72:75] auto[0] 60 1 T9 2 T45 3 T46 3
auto[72:75] auto[1] 222 1 T9 2 T10 5 T16 2
auto[76:79] auto[0] 55 1 T9 4 T41 1 T46 1
auto[76:79] auto[1] 215 1 T2 3 T41 5 T16 7
auto[80:83] auto[0] 37 1 T42 3 T283 1 T21 4
auto[80:83] auto[1] 181 1 T2 1 T3 3 T41 1
auto[84:87] auto[0] 64 1 T41 1 T44 1 T45 2
auto[84:87] auto[1] 194 1 T41 1 T16 5 T43 1
auto[88:91] auto[0] 324 1 T8 1 T9 3 T13 4
auto[88:91] auto[1] 1166 1 T2 9 T8 2 T9 2
auto[92:95] auto[0] 56 1 T42 2 T45 2 T46 2
auto[92:95] auto[1] 218 1 T2 9 T3 1 T8 4
auto[96:99] auto[0] 76 1 T41 3 T44 1 T46 1
auto[96:99] auto[1] 195 1 T8 1 T10 5 T41 1
auto[100:103] auto[0] 70 1 T15 1 T41 2 T44 4
auto[100:103] auto[1] 207 1 T2 2 T8 1 T10 2
auto[104:107] auto[0] 364 1 T8 1 T9 5 T41 7
auto[104:107] auto[1] 768 1 T2 1 T8 1 T9 4
auto[108:111] auto[0] 50 1 T41 2 T42 2 T44 2
auto[108:111] auto[1] 227 1 T10 4 T16 3 T45 1
auto[112:115] auto[0] 78 1 T8 2 T9 2 T42 1
auto[112:115] auto[1] 196 1 T2 2 T3 2 T10 4
auto[116:119] auto[0] 60 1 T41 4 T44 1 T45 1
auto[116:119] auto[1] 223 1 T2 3 T8 1 T10 2
auto[120:123] auto[0] 46 1 T41 1 T43 3 T42 2
auto[120:123] auto[1] 195 1 T2 3 T9 2 T10 3
auto[124:127] auto[0] 36 1 T42 2 T44 1 T122 1
auto[124:127] auto[1] 220 1 T2 2 T9 2 T10 1
auto[128:131] auto[0] 55 1 T41 1 T44 1 T276 2
auto[128:131] auto[1] 214 1 T9 2 T10 6 T41 2
auto[132:135] auto[0] 69 1 T8 2 T44 1 T46 1
auto[132:135] auto[1] 196 1 T2 3 T16 3 T26 1
auto[136:139] auto[0] 59 1 T41 1 T33 1 T43 2
auto[136:139] auto[1] 184 1 T10 3 T41 1 T16 1
auto[140:143] auto[0] 51 1 T8 1 T9 1 T41 2
auto[140:143] auto[1] 188 1 T2 1 T8 2 T10 3
auto[144:147] auto[0] 69 1 T41 2 T46 1 T122 1
auto[144:147] auto[1] 243 1 T2 1 T9 2 T10 3
auto[148:151] auto[0] 42 1 T42 6 T45 1 T46 2
auto[148:151] auto[1] 183 1 T2 5 T10 2 T41 1
auto[152:155] auto[0] 37 1 T42 1 T45 1 T46 2
auto[152:155] auto[1] 209 1 T10 1 T41 1 T16 9
auto[156:159] auto[0] 408 1 T8 4 T9 7 T13 3
auto[156:159] auto[1] 1172 1 T2 5 T8 1 T9 5
auto[160:163] auto[0] 52 1 T8 2 T122 1 T19 2
auto[160:163] auto[1] 201 1 T8 1 T10 3 T41 3
auto[164:167] auto[0] 50 1 T8 2 T41 1 T44 1
auto[164:167] auto[1] 233 1 T2 2 T9 1 T10 2
auto[168:171] auto[0] 48 1 T9 1 T239 2 T42 3
auto[168:171] auto[1] 235 1 T2 3 T9 3 T10 2
auto[172:175] auto[0] 62 1 T44 1 T46 2 T122 2
auto[172:175] auto[1] 191 1 T3 2 T10 3 T16 5
auto[176:179] auto[0] 60 1 T9 1 T42 1 T45 1
auto[176:179] auto[1] 227 1 T2 4 T10 3 T41 1
auto[180:183] auto[0] 357 1 T8 2 T9 6 T41 2
auto[180:183] auto[1] 1222 1 T2 12 T3 3 T8 2
auto[184:187] auto[0] 355 1 T8 1 T9 2 T14 1
auto[184:187] auto[1] 703 1 T2 4 T8 2 T9 3
auto[188:191] auto[0] 47 1 T43 1 T45 1 T21 1
auto[188:191] auto[1] 193 1 T16 4 T45 1 T46 2
auto[192:195] auto[0] 82 1 T8 3 T9 3 T15 1
auto[192:195] auto[1] 192 1 T2 2 T9 1 T15 1
auto[196:199] auto[0] 74 1 T8 1 T9 2 T43 1
auto[196:199] auto[1] 186 1 T8 1 T9 1 T41 1
auto[200:203] auto[0] 47 1 T8 2 T43 1 T42 1
auto[200:203] auto[1] 207 1 T2 2 T8 1 T10 2
auto[204:207] auto[0] 39 1 T9 1 T41 1 T239 1
auto[204:207] auto[1] 204 1 T2 1 T41 1 T16 2
auto[208:211] auto[0] 80 1 T8 1 T9 2 T41 6
auto[208:211] auto[1] 225 1 T2 1 T41 2 T16 2
auto[212:215] auto[0] 48 1 T8 1 T52 2 T21 3
auto[212:215] auto[1] 230 1 T2 3 T10 5 T41 1
auto[216:219] auto[0] 44 1 T9 1 T42 1 T44 1
auto[216:219] auto[1] 168 1 T2 1 T9 2 T10 3
auto[220:223] auto[0] 52 1 T41 2 T42 1 T44 1
auto[220:223] auto[1] 247 1 T2 8 T8 2 T10 1
auto[224:227] auto[0] 54 1 T8 1 T43 2 T45 2
auto[224:227] auto[1] 215 1 T2 1 T10 6 T42 1
auto[228:231] auto[0] 66 1 T9 2 T24 1 T42 1
auto[228:231] auto[1] 201 1 T2 4 T9 1 T10 1
auto[232:235] auto[0] 620 1 T3 1 T8 6 T9 9
auto[232:235] auto[1] 1726 1 T2 7 T8 3 T9 8
auto[236:239] auto[0] 59 1 T9 1 T42 1 T44 1
auto[236:239] auto[1] 201 1 T2 2 T10 3 T16 5
auto[240:243] auto[0] 60 1 T9 1 T41 2 T44 2
auto[240:243] auto[1] 186 1 T10 3 T16 7 T44 1
auto[244:247] auto[0] 60 1 T8 1 T9 3 T41 1
auto[244:247] auto[1] 216 1 T2 2 T41 1 T16 2
auto[248:251] auto[0] 63 1 T8 1 T9 3 T41 2
auto[248:251] auto[1] 208 1 T2 2 T9 1 T10 2
auto[252:255] auto[0] 63 1 T9 1 T41 2 T42 1
auto[252:255] auto[1] 199 1 T2 1 T8 4 T10 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%