Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : sysrst_ctrl_ulp
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_ulp.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_sysrst_ctrl_ulp 100.00 100.00



Module Instance : tb.dut.u_sysrst_ctrl_ulp

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.81 96.30 75.00 74.14


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
80.72 100.00 25.00 97.86 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_sysrst_ctrl_detect_ac_present 81.02 95.83 75.00 72.22
u_sysrst_ctrl_detect_lid_open 82.10 96.30 75.00 75.00
u_sysrst_ctrl_detect_pwrb 82.10 96.30 75.00 75.00


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : sysrst_ctrl_ulp
Line No.TotalCoveredPercent
TOTAL33100.00
CONT_ASSIGN8611100.00
CONT_ASSIGN9011100.00
CONT_ASSIGN9511100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_ulp.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_ulp.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
86 1 1
90 1 1
95 1 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%