Cond split page
dashboard | hierarchy | modlist | groups | tests | asserts
Go back
 LINE       6680
 EXPRESSION (addr_hit[11] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T31,T24
110CoveredT84,T92,T94
111CoveredT1,T2,T4

 LINE       6682
 EXPRESSION (addr_hit[12] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT6,T19,T24
110CoveredT84,T92,T88
111CoveredT24,T3,T25

 LINE       6695
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT5,T13,T14
110CoveredT84,T92,T100
111CoveredT5,T13,T14

 LINE       6712
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T5,T13
110CoveredT91,T84,T92
111CoveredT1,T5,T13

 LINE       6721
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT5,T13,T14
110CoveredT92,T94,T101
111CoveredT5,T13,T14

 LINE       6730
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT24,T4,T72
110CoveredT84,T92,T94
111CoveredT7,T8,T27

 LINE       6745
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT84,T92,T94
111CoveredT1,T2,T30

 LINE       6747
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT16,T17,T24
110CoveredT84,T92,T94
111CoveredT16,T28,T29

 LINE       6750
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT16,T19,T24
110CoveredT92,T88,T96
111CoveredT16,T28,T29

 LINE       6757
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT102,T103,T104
111CoveredT2,T30,T4

 LINE       6763
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT92,T94,T102
111CoveredT2,T30,T4

 LINE       6769
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T24,T2
110CoveredT84,T92,T94
111CoveredT2,T30,T4

 LINE       6775
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT94,T96,T105
111CoveredT2,T30,T4

 LINE       6781
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT17,T24,T2
110CoveredT92,T94,T96
111CoveredT2,T30,T4

 LINE       6783
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT6,T19,T24
110CoveredT84,T92,T88
111CoveredT2,T30,T4

 LINE       6785
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT17,T19,T24
110CoveredT92,T96,T106
111CoveredT2,T30,T4

 LINE       6787
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT19,T24,T2
110CoveredT84,T94,T107
111CoveredT2,T30,T4

 LINE       6789
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT92,T88,T94
111CoveredT1,T2,T30

 LINE       6795
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT84,T94,T102
111CoveredT1,T2,T30

 LINE       6801
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T24,T2
110CoveredT92,T94,T102
111CoveredT1,T2,T30

 LINE       6807
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T6,T24
110CoveredT84,T108,T92
111CoveredT1,T2,T30

 LINE       6813
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT92,T94,T102
111CoveredT1,T2,T30

 LINE       6815
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT84,T94,T102
111CoveredT1,T2,T30

 LINE       6817
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT84,T92,T94
111CoveredT1,T2,T30

 LINE       6819
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T24,T2
110CoveredT84,T94,T102
111CoveredT1,T2,T30

 LINE       6821
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T24,T2
110CoveredT84,T108,T92
111CoveredT1,T2,T30

 LINE       6826
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT84,T94,T100
111CoveredT1,T2,T30

 LINE       6831
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT84,T92,T94
111CoveredT1,T2,T30

 LINE       6836
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT92,T94,T107
111CoveredT1,T2,T30

 LINE       6841
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT1,T19,T24
110CoveredT84,T98,T92
111CoveredT1,T2,T3

 LINE       6850
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------
-1--2--3-StatusTests
011CoveredT1,T5,T6
101CoveredT6,T24,T4
110CoveredT84,T92,T88
111CoveredT7,T8,T27

 LINE       7105
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----
-1--2-StatusTests
00CoveredT1,T5,T6
01Unreachable
10CoveredT1,T5,T13
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%