Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.71 99.10 96.96 100.00 97.44 98.56 99.71 92.20


Total test records in report: 913
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T464 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.979320856 May 16 12:39:07 PM PDT 24 May 16 12:39:15 PM PDT 24 2508568040 ps
T465 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.244363174 May 16 12:40:01 PM PDT 24 May 16 12:40:08 PM PDT 24 2484936311 ps
T466 /workspace/coverage/default/25.sysrst_ctrl_pin_access_test.2870705372 May 16 12:39:41 PM PDT 24 May 16 12:39:45 PM PDT 24 2268948884 ps
T467 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.2423753738 May 16 12:31:54 PM PDT 24 May 16 12:33:49 PM PDT 24 2500431599 ps
T116 /workspace/coverage/default/35.sysrst_ctrl_edge_detect.2049416563 May 16 12:40:00 PM PDT 24 May 16 12:40:06 PM PDT 24 5685274338 ps
T251 /workspace/coverage/default/20.sysrst_ctrl_ultra_low_pwr.5468126 May 16 12:39:10 PM PDT 24 May 16 12:41:13 PM PDT 24 2020542229510 ps
T252 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.1304428465 May 16 12:39:56 PM PDT 24 May 16 12:40:05 PM PDT 24 2086857869 ps
T124 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.2142193335 May 16 12:32:09 PM PDT 24 May 16 12:34:36 PM PDT 24 57355931738 ps
T253 /workspace/coverage/default/38.sysrst_ctrl_smoke.3514580010 May 16 12:40:13 PM PDT 24 May 16 12:40:23 PM PDT 24 2111116600 ps
T254 /workspace/coverage/default/25.sysrst_ctrl_in_out_inverted.536824299 May 16 12:39:30 PM PDT 24 May 16 12:39:36 PM PDT 24 2481110854 ps
T255 /workspace/coverage/default/54.sysrst_ctrl_combo_detect_with_pre_cond.3414528731 May 16 12:40:48 PM PDT 24 May 16 12:41:06 PM PDT 24 102015353803 ps
T256 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.3470180321 May 16 12:40:02 PM PDT 24 May 16 12:40:09 PM PDT 24 2740170410 ps
T257 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.3811228257 May 16 12:39:55 PM PDT 24 May 16 12:40:12 PM PDT 24 3386469997 ps
T258 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.3026096098 May 16 12:39:35 PM PDT 24 May 16 12:39:43 PM PDT 24 2509899523 ps
T346 /workspace/coverage/default/25.sysrst_ctrl_combo_detect.1252771157 May 16 12:40:09 PM PDT 24 May 16 12:42:24 PM PDT 24 93204907025 ps
T383 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.1952280394 May 16 12:41:03 PM PDT 24 May 16 12:41:42 PM PDT 24 77773797678 ps
T468 /workspace/coverage/default/27.sysrst_ctrl_alert_test.3185356896 May 16 12:39:51 PM PDT 24 May 16 12:39:59 PM PDT 24 2008910062 ps
T149 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.59558440 May 16 12:40:01 PM PDT 24 May 16 12:40:33 PM PDT 24 131758101394 ps
T469 /workspace/coverage/default/33.sysrst_ctrl_auto_blk_key_output.1322162210 May 16 12:39:58 PM PDT 24 May 16 12:40:10 PM PDT 24 3815063300 ps
T470 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.140296302 May 16 12:32:11 PM PDT 24 May 16 12:34:00 PM PDT 24 3349590284 ps
T471 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.3197050139 May 16 12:40:03 PM PDT 24 May 16 12:40:17 PM PDT 24 10898767228 ps
T288 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.3526011280 May 16 12:40:09 PM PDT 24 May 16 12:43:26 PM PDT 24 150868490687 ps
T150 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.2133391642 May 16 12:31:40 PM PDT 24 May 16 12:33:26 PM PDT 24 13079436028 ps
T472 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.308965486 May 16 12:40:06 PM PDT 24 May 16 12:40:13 PM PDT 24 3157952318 ps
T181 /workspace/coverage/default/37.sysrst_ctrl_stress_all.96112466 May 16 12:40:26 PM PDT 24 May 16 12:41:08 PM PDT 24 15594107655 ps
T473 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.2386367785 May 16 12:40:21 PM PDT 24 May 16 12:40:27 PM PDT 24 2474734867 ps
T474 /workspace/coverage/default/22.sysrst_ctrl_smoke.1971408913 May 16 12:39:04 PM PDT 24 May 16 12:39:11 PM PDT 24 2111071509 ps
T85 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.2774252378 May 16 12:31:48 PM PDT 24 May 16 12:34:41 PM PDT 24 22103567301 ps
T296 /workspace/coverage/default/9.sysrst_ctrl_smoke.1524852913 May 16 12:32:03 PM PDT 24 May 16 12:33:55 PM PDT 24 2115242843 ps
T297 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.56911302 May 16 12:32:01 PM PDT 24 May 16 12:33:55 PM PDT 24 2517102782 ps
T298 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3330762892 May 16 12:31:53 PM PDT 24 May 16 12:33:48 PM PDT 24 2261987758 ps
T299 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.275970868 May 16 12:39:43 PM PDT 24 May 16 12:41:02 PM PDT 24 121756202561 ps
T300 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.348824863 May 16 12:40:54 PM PDT 24 May 16 12:41:09 PM PDT 24 3660854419 ps
T301 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.2916768366 May 16 12:40:16 PM PDT 24 May 16 12:40:26 PM PDT 24 2612035444 ps
T182 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.2914390693 May 16 12:39:09 PM PDT 24 May 16 12:39:13 PM PDT 24 4414284231 ps
T302 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.2702344239 May 16 12:40:27 PM PDT 24 May 16 12:42:44 PM PDT 24 476162528400 ps
T238 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.2406447490 May 16 12:39:29 PM PDT 24 May 16 12:39:34 PM PDT 24 5274114365 ps
T475 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.1108942961 May 16 12:32:05 PM PDT 24 May 16 12:39:08 PM PDT 24 114988434642 ps
T241 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.3298943848 May 16 12:39:57 PM PDT 24 May 16 12:40:04 PM PDT 24 3022483271 ps
T476 /workspace/coverage/default/10.sysrst_ctrl_smoke.100173646 May 16 12:32:06 PM PDT 24 May 16 12:34:02 PM PDT 24 2113758821 ps
T477 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.1126730472 May 16 12:32:08 PM PDT 24 May 16 12:34:05 PM PDT 24 2464753864 ps
T478 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.4080715614 May 16 12:39:57 PM PDT 24 May 16 12:40:04 PM PDT 24 2615208809 ps
T479 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.1628379286 May 16 12:40:22 PM PDT 24 May 16 12:40:30 PM PDT 24 2174780211 ps
T192 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.1039708246 May 16 12:32:09 PM PDT 24 May 16 12:34:04 PM PDT 24 4084643090 ps
T480 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.2866131611 May 16 12:39:06 PM PDT 24 May 16 12:39:14 PM PDT 24 2513842461 ps
T352 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.2655389676 May 16 12:41:04 PM PDT 24 May 16 12:42:54 PM PDT 24 149500903236 ps
T481 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.4239975315 May 16 12:40:02 PM PDT 24 May 16 12:40:08 PM PDT 24 2202750226 ps
T482 /workspace/coverage/default/24.sysrst_ctrl_smoke.2060601990 May 16 12:39:44 PM PDT 24 May 16 12:39:50 PM PDT 24 2112653954 ps
T125 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.2621958321 May 16 12:39:40 PM PDT 24 May 16 12:46:09 PM PDT 24 144469579418 ps
T483 /workspace/coverage/default/3.sysrst_ctrl_ultra_low_pwr.3710090711 May 16 12:31:42 PM PDT 24 May 16 12:33:34 PM PDT 24 3339491438 ps
T484 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.667787505 May 16 12:40:08 PM PDT 24 May 16 12:40:17 PM PDT 24 3228704309 ps
T117 /workspace/coverage/default/45.sysrst_ctrl_stress_all.3839948662 May 16 12:40:54 PM PDT 24 May 16 12:41:18 PM PDT 24 9399897399 ps
T485 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.939779847 May 16 12:31:47 PM PDT 24 May 16 12:33:32 PM PDT 24 2615883054 ps
T486 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.1884965267 May 16 12:31:53 PM PDT 24 May 16 12:33:44 PM PDT 24 3879826049 ps
T487 /workspace/coverage/default/31.sysrst_ctrl_edge_detect.2017038960 May 16 12:40:04 PM PDT 24 May 16 12:40:14 PM PDT 24 3364095532 ps
T351 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.2151220696 May 16 12:31:57 PM PDT 24 May 16 12:36:55 PM PDT 24 69266575009 ps
T118 /workspace/coverage/default/21.sysrst_ctrl_stress_all.1191469865 May 16 12:39:16 PM PDT 24 May 16 12:40:11 PM PDT 24 126274926745 ps
T488 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.3384286663 May 16 12:40:18 PM PDT 24 May 16 12:40:27 PM PDT 24 5131162441 ps
T193 /workspace/coverage/default/38.sysrst_ctrl_stress_all.4229185579 May 16 12:40:28 PM PDT 24 May 16 12:40:39 PM PDT 24 10761934092 ps
T166 /workspace/coverage/default/1.sysrst_ctrl_stress_all_with_rand_reset.2873375249 May 16 12:31:50 PM PDT 24 May 16 12:35:35 PM PDT 24 103167367214 ps
T489 /workspace/coverage/default/95.sysrst_ctrl_combo_detect_with_pre_cond.1981299480 May 16 12:40:52 PM PDT 24 May 16 12:41:11 PM PDT 24 31867833094 ps
T490 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.3268161105 May 16 12:38:48 PM PDT 24 May 16 12:39:43 PM PDT 24 21581959850 ps
T491 /workspace/coverage/default/3.sysrst_ctrl_flash_wr_prot_out.3517770987 May 16 12:32:02 PM PDT 24 May 16 12:33:54 PM PDT 24 2620182057 ps
T320 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.1380045981 May 16 12:39:56 PM PDT 24 May 16 12:40:06 PM PDT 24 2515252356 ps
T492 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.2690655504 May 16 12:39:29 PM PDT 24 May 16 12:39:33 PM PDT 24 2272666724 ps
T350 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.2958580708 May 16 12:32:01 PM PDT 24 May 16 12:37:43 PM PDT 24 94294916775 ps
T493 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.1422314104 May 16 12:39:30 PM PDT 24 May 16 12:39:34 PM PDT 24 2237240972 ps
T494 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.2169332975 May 16 12:40:02 PM PDT 24 May 16 12:40:45 PM PDT 24 550549842556 ps
T495 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.2111415764 May 16 12:32:09 PM PDT 24 May 16 12:39:10 PM PDT 24 162045112920 ps
T368 /workspace/coverage/default/73.sysrst_ctrl_combo_detect_with_pre_cond.837645028 May 16 12:40:49 PM PDT 24 May 16 12:43:31 PM PDT 24 232606573173 ps
T358 /workspace/coverage/default/67.sysrst_ctrl_combo_detect_with_pre_cond.970837166 May 16 12:40:53 PM PDT 24 May 16 12:41:28 PM PDT 24 124802299575 ps
T496 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.408833464 May 16 12:38:51 PM PDT 24 May 16 12:39:02 PM PDT 24 3679384054 ps
T497 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.89150875 May 16 12:39:54 PM PDT 24 May 16 12:40:01 PM PDT 24 2463186240 ps
T498 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.2836226768 May 16 12:40:02 PM PDT 24 May 16 12:40:09 PM PDT 24 2632106280 ps
T499 /workspace/coverage/default/11.sysrst_ctrl_alert_test.695058723 May 16 12:38:49 PM PDT 24 May 16 12:38:52 PM PDT 24 2066348862 ps
T205 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.1344220800 May 16 12:39:32 PM PDT 24 May 16 12:40:24 PM PDT 24 97263957788 ps
T210 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.2230276284 May 16 12:40:53 PM PDT 24 May 16 12:40:59 PM PDT 24 2139583687 ps
T211 /workspace/coverage/default/38.sysrst_ctrl_alert_test.3363563439 May 16 12:40:13 PM PDT 24 May 16 12:40:18 PM PDT 24 2041620776 ps
T212 /workspace/coverage/default/40.sysrst_ctrl_smoke.610271513 May 16 12:40:20 PM PDT 24 May 16 12:40:23 PM PDT 24 2175185357 ps
T213 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.2982460993 May 16 12:39:51 PM PDT 24 May 16 12:46:46 PM PDT 24 157139470258 ps
T214 /workspace/coverage/default/31.sysrst_ctrl_smoke.4006374784 May 16 12:40:05 PM PDT 24 May 16 12:40:16 PM PDT 24 2110173036 ps
T215 /workspace/coverage/default/14.sysrst_ctrl_smoke.138487424 May 16 12:38:28 PM PDT 24 May 16 12:38:36 PM PDT 24 2134403218 ps
T216 /workspace/coverage/default/13.sysrst_ctrl_stress_all.4237532934 May 16 12:39:05 PM PDT 24 May 16 12:40:01 PM PDT 24 89402643298 ps
T217 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.2243235652 May 16 12:40:33 PM PDT 24 May 16 12:40:38 PM PDT 24 3049243135 ps
T218 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.3499722852 May 16 12:40:44 PM PDT 24 May 16 12:44:08 PM PDT 24 85222482293 ps
T500 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.2020863845 May 16 12:39:27 PM PDT 24 May 16 12:40:49 PM PDT 24 28111509655 ps
T501 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.3200547686 May 16 12:39:53 PM PDT 24 May 16 12:39:57 PM PDT 24 3001957775 ps
T502 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.3737600741 May 16 12:39:37 PM PDT 24 May 16 12:39:41 PM PDT 24 6274658846 ps
T219 /workspace/coverage/default/12.sysrst_ctrl_stress_all_with_rand_reset.665306391 May 16 12:38:31 PM PDT 24 May 16 12:40:02 PM PDT 24 34842236550 ps
T503 /workspace/coverage/default/30.sysrst_ctrl_alert_test.3935721084 May 16 12:40:01 PM PDT 24 May 16 12:40:08 PM PDT 24 2031651786 ps
T504 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.4264610386 May 16 12:39:40 PM PDT 24 May 16 12:39:45 PM PDT 24 4863631162 ps
T505 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.234468379 May 16 12:38:48 PM PDT 24 May 16 12:38:52 PM PDT 24 3933570504 ps
T506 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3572727447 May 16 12:31:55 PM PDT 24 May 16 12:33:50 PM PDT 24 2508674939 ps
T507 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.3790354740 May 16 12:39:51 PM PDT 24 May 16 12:43:33 PM PDT 24 79926608331 ps
T508 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.2443698699 May 16 12:32:05 PM PDT 24 May 16 12:33:58 PM PDT 24 2628853330 ps
T509 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.559778330 May 16 12:40:27 PM PDT 24 May 16 12:41:46 PM PDT 24 28580640859 ps
T510 /workspace/coverage/default/40.sysrst_ctrl_alert_test.1974015982 May 16 12:40:29 PM PDT 24 May 16 12:40:34 PM PDT 24 2032880860 ps
T113 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.2622565447 May 16 12:38:43 PM PDT 24 May 16 12:39:35 PM PDT 24 918550129907 ps
T169 /workspace/coverage/default/15.sysrst_ctrl_smoke.28826137 May 16 12:38:43 PM PDT 24 May 16 12:38:50 PM PDT 24 2107892478 ps
T170 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.2884140795 May 16 12:40:48 PM PDT 24 May 16 12:41:52 PM PDT 24 26077350247 ps
T171 /workspace/coverage/default/11.sysrst_ctrl_stress_all_with_rand_reset.3693409842 May 16 12:38:41 PM PDT 24 May 16 12:38:58 PM PDT 24 30543845150 ps
T172 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.1189623623 May 16 12:40:27 PM PDT 24 May 16 12:40:45 PM PDT 24 26609071084 ps
T173 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.1962177060 May 16 12:40:02 PM PDT 24 May 16 12:43:05 PM PDT 24 133842441234 ps
T174 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.4237846036 May 16 12:39:36 PM PDT 24 May 16 12:39:45 PM PDT 24 2614641953 ps
T175 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.1516515479 May 16 12:40:04 PM PDT 24 May 16 12:40:11 PM PDT 24 2610142937 ps
T176 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.1275372375 May 16 12:40:01 PM PDT 24 May 16 12:40:10 PM PDT 24 2466780392 ps
T177 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.3466186607 May 16 12:38:40 PM PDT 24 May 16 12:40:26 PM PDT 24 152955576962 ps
T511 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.3301871787 May 16 12:39:17 PM PDT 24 May 16 12:39:25 PM PDT 24 2462462928 ps
T512 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.3576719205 May 16 12:38:54 PM PDT 24 May 16 12:38:56 PM PDT 24 3435465479 ps
T513 /workspace/coverage/default/23.sysrst_ctrl_smoke.2587091120 May 16 12:39:30 PM PDT 24 May 16 12:39:35 PM PDT 24 2114883038 ps
T514 /workspace/coverage/default/28.sysrst_ctrl_combo_detect.4024058127 May 16 12:39:36 PM PDT 24 May 16 12:42:32 PM PDT 24 128627070406 ps
T515 /workspace/coverage/default/0.sysrst_ctrl_pin_override_test.133089383 May 16 12:31:48 PM PDT 24 May 16 12:33:50 PM PDT 24 2524031033 ps
T516 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.2458846633 May 16 12:38:52 PM PDT 24 May 16 12:38:55 PM PDT 24 2514057659 ps
T517 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.98501267 May 16 12:40:12 PM PDT 24 May 16 12:40:22 PM PDT 24 2511348121 ps
T518 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.1253114309 May 16 12:31:54 PM PDT 24 May 16 12:33:46 PM PDT 24 2622398687 ps
T519 /workspace/coverage/default/36.sysrst_ctrl_ec_pwr_on_rst.548146786 May 16 12:40:03 PM PDT 24 May 16 12:40:17 PM PDT 24 3464742376 ps
T289 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.1218086947 May 16 12:31:59 PM PDT 24 May 16 12:37:24 PM PDT 24 109242388771 ps
T520 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.1108185570 May 16 12:32:05 PM PDT 24 May 16 12:33:58 PM PDT 24 2531502146 ps
T521 /workspace/coverage/default/15.sysrst_ctrl_pin_override_test.1005553035 May 16 12:38:45 PM PDT 24 May 16 12:38:53 PM PDT 24 2513048392 ps
T522 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.1666055888 May 16 12:38:49 PM PDT 24 May 16 12:38:52 PM PDT 24 2834628335 ps
T523 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.827164402 May 16 12:40:20 PM PDT 24 May 16 12:40:45 PM PDT 24 37712687596 ps
T524 /workspace/coverage/default/26.sysrst_ctrl_ec_pwr_on_rst.3731082302 May 16 12:39:42 PM PDT 24 May 16 12:39:55 PM PDT 24 4086481148 ps
T525 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.2663895129 May 16 12:39:15 PM PDT 24 May 16 12:39:18 PM PDT 24 2262932912 ps
T526 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.1707398644 May 16 12:40:24 PM PDT 24 May 16 12:40:30 PM PDT 24 3214404338 ps
T527 /workspace/coverage/default/1.sysrst_ctrl_alert_test.2272013233 May 16 12:32:05 PM PDT 24 May 16 12:33:58 PM PDT 24 2021722906 ps
T528 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.181551859 May 16 12:39:58 PM PDT 24 May 16 12:40:16 PM PDT 24 4685611864 ps
T529 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.81535565 May 16 12:32:09 PM PDT 24 May 16 12:34:02 PM PDT 24 2519204391 ps
T530 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.2749529330 May 16 12:32:04 PM PDT 24 May 16 12:34:07 PM PDT 24 4509755552 ps
T531 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.1171919394 May 16 12:40:10 PM PDT 24 May 16 12:40:19 PM PDT 24 2781976074 ps
T532 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.2249572176 May 16 12:40:34 PM PDT 24 May 16 12:43:59 PM PDT 24 75902310878 ps
T312 /workspace/coverage/default/4.sysrst_ctrl_stress_all.4246442761 May 16 12:32:01 PM PDT 24 May 16 12:34:28 PM PDT 24 13595627839 ps
T533 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.3105221846 May 16 12:39:01 PM PDT 24 May 16 12:39:11 PM PDT 24 3028848454 ps
T371 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.684172036 May 16 12:40:12 PM PDT 24 May 16 12:41:08 PM PDT 24 81049217002 ps
T534 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.380426403 May 16 12:31:49 PM PDT 24 May 16 12:33:52 PM PDT 24 2616436378 ps
T535 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.3471174589 May 16 12:39:52 PM PDT 24 May 16 12:40:03 PM PDT 24 2613183936 ps
T536 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.1130866895 May 16 12:31:55 PM PDT 24 May 16 12:33:47 PM PDT 24 2135016688 ps
T537 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.4128925781 May 16 12:39:50 PM PDT 24 May 16 12:39:54 PM PDT 24 3587417419 ps
T538 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.1390348303 May 16 12:40:01 PM PDT 24 May 16 12:40:07 PM PDT 24 2545903603 ps
T370 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.1623614844 May 16 12:40:56 PM PDT 24 May 16 12:42:48 PM PDT 24 197615582466 ps
T386 /workspace/coverage/default/70.sysrst_ctrl_combo_detect_with_pre_cond.550866888 May 16 12:40:53 PM PDT 24 May 16 12:41:43 PM PDT 24 63106881816 ps
T539 /workspace/coverage/default/14.sysrst_ctrl_alert_test.3455949313 May 16 12:38:43 PM PDT 24 May 16 12:38:49 PM PDT 24 2014524440 ps
T540 /workspace/coverage/default/9.sysrst_ctrl_stress_all.3848470495 May 16 12:31:57 PM PDT 24 May 16 12:33:55 PM PDT 24 10698882273 ps
T348 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.3107309376 May 16 12:39:35 PM PDT 24 May 16 12:44:09 PM PDT 24 101683640546 ps
T541 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.1288197124 May 16 12:40:49 PM PDT 24 May 16 12:41:08 PM PDT 24 46893029762 ps
T542 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.2772970405 May 16 12:40:39 PM PDT 24 May 16 12:40:48 PM PDT 24 2609096683 ps
T543 /workspace/coverage/default/49.sysrst_ctrl_stress_all.802187548 May 16 12:40:39 PM PDT 24 May 16 12:40:45 PM PDT 24 13963694669 ps
T126 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.346191984 May 16 12:32:10 PM PDT 24 May 16 12:36:00 PM PDT 24 110246331778 ps
T544 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.3328406494 May 16 12:39:58 PM PDT 24 May 16 12:40:07 PM PDT 24 2518928142 ps
T545 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.3869637882 May 16 12:40:05 PM PDT 24 May 16 12:40:10 PM PDT 24 2221751849 ps
T546 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.2370948111 May 16 12:40:44 PM PDT 24 May 16 12:40:54 PM PDT 24 2439626940 ps
T114 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.1335445428 May 16 12:40:55 PM PDT 24 May 16 12:41:07 PM PDT 24 4109789940 ps
T547 /workspace/coverage/default/2.sysrst_ctrl_auto_blk_key_output.1713926809 May 16 12:31:52 PM PDT 24 May 16 12:34:11 PM PDT 24 53351139545 ps
T548 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.483404008 May 16 12:31:51 PM PDT 24 May 16 12:33:43 PM PDT 24 2512797926 ps
T549 /workspace/coverage/default/89.sysrst_ctrl_combo_detect_with_pre_cond.4221032180 May 16 12:40:56 PM PDT 24 May 16 12:45:26 PM PDT 24 99623445020 ps
T550 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.3167668289 May 16 12:40:19 PM PDT 24 May 16 12:40:26 PM PDT 24 2935857856 ps
T551 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.3096885234 May 16 12:31:39 PM PDT 24 May 16 12:35:56 PM PDT 24 196813874044 ps
T552 /workspace/coverage/default/36.sysrst_ctrl_auto_blk_key_output.3515137817 May 16 12:40:13 PM PDT 24 May 16 12:40:26 PM PDT 24 3464758096 ps
T553 /workspace/coverage/default/49.sysrst_ctrl_smoke.3576762100 May 16 12:40:33 PM PDT 24 May 16 12:40:39 PM PDT 24 2119916837 ps
T194 /workspace/coverage/default/9.sysrst_ctrl_edge_detect.3593275804 May 16 12:32:02 PM PDT 24 May 16 12:33:54 PM PDT 24 4526755032 ps
T220 /workspace/coverage/default/34.sysrst_ctrl_stress_all.3997055977 May 16 12:40:09 PM PDT 24 May 16 12:42:03 PM PDT 24 86064383407 ps
T554 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.3997420689 May 16 12:39:08 PM PDT 24 May 16 12:39:11 PM PDT 24 2710166738 ps
T555 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.660589706 May 16 12:32:06 PM PDT 24 May 16 12:33:58 PM PDT 24 2258537358 ps
T390 /workspace/coverage/default/18.sysrst_ctrl_stress_all_with_rand_reset.1376890614 May 16 12:39:07 PM PDT 24 May 16 12:39:42 PM PDT 24 65700747558 ps
T556 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.2903731002 May 16 12:38:57 PM PDT 24 May 16 12:38:59 PM PDT 24 2733678760 ps
T313 /workspace/coverage/default/39.sysrst_ctrl_stress_all.1134858456 May 16 12:40:18 PM PDT 24 May 16 12:40:23 PM PDT 24 8825008516 ps
T261 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.2047196701 May 16 12:38:51 PM PDT 24 May 16 12:38:56 PM PDT 24 3303596957 ps
T557 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.956333799 May 16 12:32:10 PM PDT 24 May 16 12:35:16 PM PDT 24 29578482405 ps
T558 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.2601419331 May 16 12:39:30 PM PDT 24 May 16 12:39:34 PM PDT 24 2669010787 ps
T559 /workspace/coverage/default/10.sysrst_ctrl_alert_test.168247277 May 16 12:31:54 PM PDT 24 May 16 12:33:44 PM PDT 24 2038592019 ps
T285 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.2377107083 May 16 12:40:45 PM PDT 24 May 16 12:41:47 PM PDT 24 160091403258 ps
T560 /workspace/coverage/default/9.sysrst_ctrl_alert_test.1433409190 May 16 12:31:55 PM PDT 24 May 16 12:33:45 PM PDT 24 2039328060 ps
T561 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.2647437899 May 16 12:39:52 PM PDT 24 May 16 12:39:57 PM PDT 24 2482523284 ps
T562 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.140671396 May 16 12:40:02 PM PDT 24 May 16 12:40:09 PM PDT 24 2466273088 ps
T563 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.2771241800 May 16 12:32:05 PM PDT 24 May 16 12:33:57 PM PDT 24 2487581652 ps
T564 /workspace/coverage/default/40.sysrst_ctrl_ec_pwr_on_rst.859055291 May 16 12:40:32 PM PDT 24 May 16 12:40:45 PM PDT 24 3288738272 ps
T565 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.2425398287 May 16 12:40:46 PM PDT 24 May 16 12:42:18 PM PDT 24 31737112747 ps
T225 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.2549596985 May 16 12:39:29 PM PDT 24 May 16 12:39:35 PM PDT 24 2779658352 ps
T566 /workspace/coverage/default/35.sysrst_ctrl_alert_test.4248878344 May 16 12:40:03 PM PDT 24 May 16 12:40:11 PM PDT 24 2024536453 ps
T86 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.1710058792 May 16 12:32:02 PM PDT 24 May 16 12:34:20 PM PDT 24 42093477506 ps
T567 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.4227736958 May 16 12:31:53 PM PDT 24 May 16 12:33:48 PM PDT 24 2461665271 ps
T568 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.3291969359 May 16 12:38:37 PM PDT 24 May 16 12:38:43 PM PDT 24 2480126779 ps
T569 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.2616340358 May 16 12:38:55 PM PDT 24 May 16 12:39:30 PM PDT 24 13950271770 ps
T570 /workspace/coverage/default/0.sysrst_ctrl_stress_all.763170006 May 16 12:32:00 PM PDT 24 May 16 12:34:01 PM PDT 24 12954002889 ps
T91 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.3240482923 May 16 12:39:33 PM PDT 24 May 16 12:39:46 PM PDT 24 28310947320 ps
T195 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.379259877 May 16 12:38:58 PM PDT 24 May 16 12:39:01 PM PDT 24 4039672774 ps
T571 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.1334751614 May 16 12:39:36 PM PDT 24 May 16 12:39:42 PM PDT 24 2077630904 ps
T572 /workspace/coverage/default/6.sysrst_ctrl_auto_blk_key_output.1065517442 May 16 12:32:06 PM PDT 24 May 16 12:35:10 PM PDT 24 152807903408 ps
T573 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.4241775151 May 16 12:31:48 PM PDT 24 May 16 12:33:51 PM PDT 24 2409493987 ps
T353 /workspace/coverage/default/68.sysrst_ctrl_combo_detect_with_pre_cond.3066635630 May 16 12:40:48 PM PDT 24 May 16 12:44:18 PM PDT 24 85092795206 ps
T574 /workspace/coverage/default/5.sysrst_ctrl_stress_all.2503719279 May 16 12:31:53 PM PDT 24 May 16 12:34:06 PM PDT 24 12514439906 ps
T575 /workspace/coverage/default/11.sysrst_ctrl_ultra_low_pwr.1666221414 May 16 12:38:27 PM PDT 24 May 16 12:38:35 PM PDT 24 8048921191 ps
T576 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.3589804413 May 16 12:39:32 PM PDT 24 May 16 12:39:41 PM PDT 24 2612340515 ps
T577 /workspace/coverage/default/42.sysrst_ctrl_alert_test.3654946601 May 16 12:40:42 PM PDT 24 May 16 12:40:49 PM PDT 24 2011277762 ps
T578 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.1507653624 May 16 12:31:56 PM PDT 24 May 16 12:34:31 PM PDT 24 38596377532 ps
T579 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.2304463628 May 16 12:40:33 PM PDT 24 May 16 12:40:38 PM PDT 24 2533460266 ps
T580 /workspace/coverage/default/6.sysrst_ctrl_pin_access_test.3367119365 May 16 12:31:57 PM PDT 24 May 16 12:33:49 PM PDT 24 2168429122 ps
T581 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.408185443 May 16 12:31:49 PM PDT 24 May 16 12:33:52 PM PDT 24 2537602333 ps
T582 /workspace/coverage/default/7.sysrst_ctrl_smoke.3244376252 May 16 12:32:08 PM PDT 24 May 16 12:33:59 PM PDT 24 2217315501 ps
T583 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.3602698383 May 16 12:38:55 PM PDT 24 May 16 12:39:04 PM PDT 24 2610226599 ps
T584 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.2744357581 May 16 12:40:24 PM PDT 24 May 16 12:40:30 PM PDT 24 3237692489 ps
T585 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.1213370817 May 16 12:40:13 PM PDT 24 May 16 12:40:25 PM PDT 24 2454717998 ps
T359 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_with_pre_cond.3081838075 May 16 12:31:42 PM PDT 24 May 16 12:37:57 PM PDT 24 194181822963 ps
T379 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.2934508907 May 16 12:38:38 PM PDT 24 May 16 12:39:44 PM PDT 24 87599059113 ps
T586 /workspace/coverage/default/15.sysrst_ctrl_in_out_inverted.3245701579 May 16 12:38:51 PM PDT 24 May 16 12:38:54 PM PDT 24 2485461242 ps
T587 /workspace/coverage/default/33.sysrst_ctrl_stress_all.3418898258 May 16 12:40:01 PM PDT 24 May 16 12:40:12 PM PDT 24 13511539031 ps
T588 /workspace/coverage/default/7.sysrst_ctrl_alert_test.3015034988 May 16 12:32:10 PM PDT 24 May 16 12:34:00 PM PDT 24 2098034811 ps
T589 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.1217415557 May 16 12:31:46 PM PDT 24 May 16 12:33:29 PM PDT 24 2632586264 ps
T590 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.1697290599 May 16 12:40:07 PM PDT 24 May 16 12:40:18 PM PDT 24 4364225016 ps
T591 /workspace/coverage/default/10.sysrst_ctrl_stress_all.1282833936 May 16 12:32:04 PM PDT 24 May 16 12:34:30 PM PDT 24 13239424238 ps
T196 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.2273584471 May 16 12:40:12 PM PDT 24 May 16 12:40:56 PM PDT 24 172874338878 ps
T592 /workspace/coverage/default/39.sysrst_ctrl_ec_pwr_on_rst.3787897939 May 16 12:40:21 PM PDT 24 May 16 12:40:27 PM PDT 24 4753832976 ps
T354 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.147458007 May 16 12:39:30 PM PDT 24 May 16 12:40:45 PM PDT 24 109440881028 ps
T221 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.3807220372 May 16 12:39:05 PM PDT 24 May 16 12:39:11 PM PDT 24 3500409804 ps
T109 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.1642328769 May 16 12:40:50 PM PDT 24 May 16 12:41:32 PM PDT 24 54134344169 ps
T593 /workspace/coverage/default/29.sysrst_ctrl_smoke.368378041 May 16 12:39:50 PM PDT 24 May 16 12:39:59 PM PDT 24 2113465687 ps
T355 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.1529922028 May 16 12:39:12 PM PDT 24 May 16 12:45:17 PM PDT 24 151663422295 ps
T87 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.3303893327 May 16 12:31:50 PM PDT 24 May 16 12:34:36 PM PDT 24 42087241361 ps
T594 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.4103132862 May 16 12:31:54 PM PDT 24 May 16 12:33:49 PM PDT 24 3476330170 ps
T595 /workspace/coverage/default/43.sysrst_ctrl_smoke.3722295592 May 16 12:40:29 PM PDT 24 May 16 12:40:36 PM PDT 24 2118922934 ps
T155 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.4031107657 May 16 12:39:55 PM PDT 24 May 16 12:40:01 PM PDT 24 8117798053 ps
T596 /workspace/coverage/default/25.sysrst_ctrl_alert_test.89362875 May 16 12:39:36 PM PDT 24 May 16 12:39:43 PM PDT 24 2011803362 ps
T597 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.3584764380 May 16 12:40:19 PM PDT 24 May 16 12:40:24 PM PDT 24 2528897042 ps
T598 /workspace/coverage/default/21.sysrst_ctrl_alert_test.3419684773 May 16 12:39:24 PM PDT 24 May 16 12:39:26 PM PDT 24 2045274745 ps
T599 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.305074457 May 16 12:31:48 PM PDT 24 May 16 12:33:45 PM PDT 24 2551550047 ps
T307 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.4078067909 May 16 12:40:08 PM PDT 24 May 16 12:41:39 PM PDT 24 33493643819 ps
T600 /workspace/coverage/default/45.sysrst_ctrl_ultra_low_pwr.2519393887 May 16 12:40:34 PM PDT 24 May 16 12:40:48 PM PDT 24 9945988715 ps
T127 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.2229145008 May 16 12:39:16 PM PDT 24 May 16 12:40:16 PM PDT 24 93330077654 ps
T601 /workspace/coverage/default/42.sysrst_ctrl_pin_override_test.3767203631 May 16 12:40:06 PM PDT 24 May 16 12:40:18 PM PDT 24 2513381716 ps
T602 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.3178707961 May 16 12:40:00 PM PDT 24 May 16 12:40:06 PM PDT 24 3247411869 ps
T128 /workspace/coverage/default/41.sysrst_ctrl_combo_detect.369477699 May 16 12:40:13 PM PDT 24 May 16 12:43:37 PM PDT 24 123879553268 ps
T603 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.1306964832 May 16 12:40:43 PM PDT 24 May 16 12:40:50 PM PDT 24 5213413667 ps
T604 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.1703983111 May 16 12:39:39 PM PDT 24 May 16 12:39:52 PM PDT 24 3986091191 ps
T605 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.1527696269 May 16 12:32:04 PM PDT 24 May 16 12:33:57 PM PDT 24 3723432620 ps
T606 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.3509962190 May 16 12:40:45 PM PDT 24 May 16 12:41:58 PM PDT 24 117969658994 ps
T607 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.857638814 May 16 12:39:51 PM PDT 24 May 16 12:39:59 PM PDT 24 2519424842 ps
T608 /workspace/coverage/default/1.sysrst_ctrl_pin_override_test.997882877 May 16 12:31:42 PM PDT 24 May 16 12:33:32 PM PDT 24 2514101162 ps
T262 /workspace/coverage/default/27.sysrst_ctrl_stress_all_with_rand_reset.104348009 May 16 12:39:49 PM PDT 24 May 16 12:40:53 PM PDT 24 52617151553 ps
T374 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.4213956718 May 16 12:40:46 PM PDT 24 May 16 12:45:22 PM PDT 24 103148116124 ps
T129 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.434676008 May 16 12:40:26 PM PDT 24 May 16 12:43:36 PM PDT 24 72136525348 ps
T322 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.2087428258 May 16 12:40:58 PM PDT 24 May 16 12:41:24 PM PDT 24 7950998259 ps
T609 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.3143296021 May 16 12:40:54 PM PDT 24 May 16 12:41:50 PM PDT 24 35842211276 ps
T610 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.1059844876 May 16 12:31:55 PM PDT 24 May 16 12:33:49 PM PDT 24 4516983833 ps
T611 /workspace/coverage/default/22.sysrst_ctrl_stress_all.3074816269 May 16 12:39:28 PM PDT 24 May 16 12:39:40 PM PDT 24 7866103934 ps
T612 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.3857423692 May 16 12:31:40 PM PDT 24 May 16 12:33:32 PM PDT 24 3695661494 ps
T250 /workspace/coverage/default/30.sysrst_ctrl_edge_detect.1391321696 May 16 12:39:48 PM PDT 24 May 16 12:39:53 PM PDT 24 2382916729 ps
T613 /workspace/coverage/default/21.sysrst_ctrl_flash_wr_prot_out.841644470 May 16 12:39:17 PM PDT 24 May 16 12:39:26 PM PDT 24 2613447100 ps
T290 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.2291986813 May 16 12:39:33 PM PDT 24 May 16 12:41:01 PM PDT 24 138084382904 ps
T366 /workspace/coverage/default/28.sysrst_ctrl_combo_detect_with_pre_cond.3361860892 May 16 12:39:52 PM PDT 24 May 16 12:42:08 PM PDT 24 102931406550 ps
T614 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.605073185 May 16 12:32:00 PM PDT 24 May 16 12:35:52 PM PDT 24 42918633438 ps
T615 /workspace/coverage/default/16.sysrst_ctrl_in_out_inverted.141653683 May 16 12:38:37 PM PDT 24 May 16 12:38:41 PM PDT 24 2480264789 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%