Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.37 99.31 96.76 100.00 98.08 98.78 99.42 89.24


Total test records in report: 910
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T479 /workspace/coverage/default/15.sysrst_ctrl_alert_test.1216566156 Jul 16 07:07:59 PM PDT 24 Jul 16 07:08:04 PM PDT 24 2012014952 ps
T358 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.3283281687 Jul 16 07:09:10 PM PDT 24 Jul 16 07:12:16 PM PDT 24 129813583240 ps
T164 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.3995574782 Jul 16 07:07:28 PM PDT 24 Jul 16 07:07:32 PM PDT 24 3425555021 ps
T378 /workspace/coverage/default/37.sysrst_ctrl_combo_detect_with_pre_cond.3963367694 Jul 16 07:08:56 PM PDT 24 Jul 16 07:10:13 PM PDT 24 60844394267 ps
T480 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.2103587590 Jul 16 07:07:11 PM PDT 24 Jul 16 07:07:19 PM PDT 24 2414488776 ps
T91 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.1614760076 Jul 16 07:09:22 PM PDT 24 Jul 16 07:09:25 PM PDT 24 3267298407 ps
T481 /workspace/coverage/default/35.sysrst_ctrl_alert_test.1806256330 Jul 16 07:08:56 PM PDT 24 Jul 16 07:09:01 PM PDT 24 2042704771 ps
T383 /workspace/coverage/default/67.sysrst_ctrl_combo_detect_with_pre_cond.136152389 Jul 16 07:09:31 PM PDT 24 Jul 16 07:10:35 PM PDT 24 146096747314 ps
T482 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.2589279259 Jul 16 07:08:00 PM PDT 24 Jul 16 07:08:04 PM PDT 24 2566843014 ps
T109 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.1973334800 Jul 16 07:08:27 PM PDT 24 Jul 16 07:10:15 PM PDT 24 171770362824 ps
T387 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.3275989852 Jul 16 07:09:43 PM PDT 24 Jul 16 07:11:45 PM PDT 24 47358209037 ps
T483 /workspace/coverage/default/5.sysrst_ctrl_alert_test.1686201060 Jul 16 07:07:16 PM PDT 24 Jul 16 07:07:21 PM PDT 24 2032540183 ps
T484 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.2524926148 Jul 16 07:09:21 PM PDT 24 Jul 16 07:09:53 PM PDT 24 12753662588 ps
T485 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.2579428500 Jul 16 07:07:27 PM PDT 24 Jul 16 07:07:36 PM PDT 24 2513330767 ps
T486 /workspace/coverage/default/38.sysrst_ctrl_alert_test.348387806 Jul 16 07:08:59 PM PDT 24 Jul 16 07:09:05 PM PDT 24 2036946658 ps
T487 /workspace/coverage/default/44.sysrst_ctrl_stress_all.3975088147 Jul 16 07:09:12 PM PDT 24 Jul 16 07:09:26 PM PDT 24 16504820303 ps
T488 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.380933347 Jul 16 07:08:07 PM PDT 24 Jul 16 07:08:11 PM PDT 24 2549847230 ps
T72 /workspace/coverage/default/17.sysrst_ctrl_stress_all_with_rand_reset.297063213 Jul 16 07:07:59 PM PDT 24 Jul 16 07:09:23 PM PDT 24 65338545761 ps
T489 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.2512534181 Jul 16 07:07:19 PM PDT 24 Jul 16 07:07:23 PM PDT 24 2624938050 ps
T490 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.279168409 Jul 16 07:07:45 PM PDT 24 Jul 16 07:07:58 PM PDT 24 4377078330 ps
T186 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.2221655658 Jul 16 07:08:00 PM PDT 24 Jul 16 07:08:06 PM PDT 24 3634148118 ps
T491 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.1702562251 Jul 16 07:07:49 PM PDT 24 Jul 16 07:07:54 PM PDT 24 2172649991 ps
T306 /workspace/coverage/default/29.sysrst_ctrl_stress_all.423558507 Jul 16 07:08:34 PM PDT 24 Jul 16 07:13:26 PM PDT 24 229009599420 ps
T492 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.2748861325 Jul 16 07:09:22 PM PDT 24 Jul 16 07:09:26 PM PDT 24 3837024566 ps
T307 /workspace/coverage/default/47.sysrst_ctrl_auto_blk_key_output.3248412439 Jul 16 07:09:20 PM PDT 24 Jul 16 07:12:07 PM PDT 24 252891215266 ps
T67 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.2723401806 Jul 16 07:07:19 PM PDT 24 Jul 16 07:07:55 PM PDT 24 22015697580 ps
T298 /workspace/coverage/default/54.sysrst_ctrl_combo_detect_with_pre_cond.3917449776 Jul 16 07:09:25 PM PDT 24 Jul 16 07:11:10 PM PDT 24 88960328132 ps
T299 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.216689821 Jul 16 07:08:05 PM PDT 24 Jul 16 07:08:12 PM PDT 24 2520062243 ps
T300 /workspace/coverage/default/24.sysrst_ctrl_alert_test.2360961226 Jul 16 07:08:17 PM PDT 24 Jul 16 07:08:24 PM PDT 24 2012631750 ps
T99 /workspace/coverage/default/42.sysrst_ctrl_stress_all.3523527876 Jul 16 07:09:09 PM PDT 24 Jul 16 07:09:17 PM PDT 24 14519103322 ps
T301 /workspace/coverage/default/49.sysrst_ctrl_stress_all.3981944011 Jul 16 07:09:27 PM PDT 24 Jul 16 07:09:52 PM PDT 24 9830745001 ps
T302 /workspace/coverage/default/2.sysrst_ctrl_alert_test.2459829707 Jul 16 07:07:16 PM PDT 24 Jul 16 07:07:19 PM PDT 24 2040998961 ps
T303 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.3869969545 Jul 16 07:09:18 PM PDT 24 Jul 16 07:09:26 PM PDT 24 2510475887 ps
T304 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.64423507 Jul 16 07:08:33 PM PDT 24 Jul 16 07:14:12 PM PDT 24 127350829698 ps
T305 /workspace/coverage/default/26.sysrst_ctrl_combo_detect_with_pre_cond.630244613 Jul 16 07:08:31 PM PDT 24 Jul 16 07:08:58 PM PDT 24 41788115798 ps
T388 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.1604144823 Jul 16 07:09:42 PM PDT 24 Jul 16 07:14:05 PM PDT 24 96663249286 ps
T493 /workspace/coverage/default/16.sysrst_ctrl_smoke.627234589 Jul 16 07:08:00 PM PDT 24 Jul 16 07:08:05 PM PDT 24 2131190254 ps
T396 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.3834158452 Jul 16 07:08:58 PM PDT 24 Jul 16 07:13:34 PM PDT 24 113530926785 ps
T494 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.2896926200 Jul 16 07:08:48 PM PDT 24 Jul 16 07:11:49 PM PDT 24 70242024374 ps
T495 /workspace/coverage/default/15.sysrst_ctrl_auto_blk_key_output.3243725387 Jul 16 07:07:57 PM PDT 24 Jul 16 07:08:05 PM PDT 24 3385075288 ps
T110 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.893699519 Jul 16 07:08:07 PM PDT 24 Jul 16 07:08:12 PM PDT 24 3509328776 ps
T129 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.1309242180 Jul 16 07:09:00 PM PDT 24 Jul 16 07:09:07 PM PDT 24 2183577120 ps
T130 /workspace/coverage/default/11.sysrst_ctrl_alert_test.2212374551 Jul 16 07:07:47 PM PDT 24 Jul 16 07:07:51 PM PDT 24 2022665347 ps
T111 /workspace/coverage/default/85.sysrst_ctrl_combo_detect_with_pre_cond.1644621687 Jul 16 07:09:38 PM PDT 24 Jul 16 07:09:55 PM PDT 24 24350935131 ps
T131 /workspace/coverage/default/22.sysrst_ctrl_smoke.198508806 Jul 16 07:08:16 PM PDT 24 Jul 16 07:08:21 PM PDT 24 2119911856 ps
T132 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.688893914 Jul 16 07:08:44 PM PDT 24 Jul 16 07:08:53 PM PDT 24 3363706642 ps
T133 /workspace/coverage/default/12.sysrst_ctrl_stress_all_with_rand_reset.4089179895 Jul 16 07:07:47 PM PDT 24 Jul 16 07:08:38 PM PDT 24 46487457686 ps
T134 /workspace/coverage/default/32.sysrst_ctrl_stress_all.76648144 Jul 16 07:08:50 PM PDT 24 Jul 16 07:08:58 PM PDT 24 9529529686 ps
T112 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.125955692 Jul 16 07:07:28 PM PDT 24 Jul 16 07:08:13 PM PDT 24 34805864605 ps
T135 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.211895858 Jul 16 07:08:09 PM PDT 24 Jul 16 07:08:13 PM PDT 24 2635491973 ps
T496 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.4058649996 Jul 16 07:09:23 PM PDT 24 Jul 16 07:09:31 PM PDT 24 2611059323 ps
T352 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.741029419 Jul 16 07:09:33 PM PDT 24 Jul 16 07:11:17 PM PDT 24 91879044594 ps
T497 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.3406514136 Jul 16 07:08:24 PM PDT 24 Jul 16 07:08:32 PM PDT 24 2509340185 ps
T372 /workspace/coverage/default/51.sysrst_ctrl_combo_detect_with_pre_cond.2753423407 Jul 16 07:09:32 PM PDT 24 Jul 16 07:10:57 PM PDT 24 63849881070 ps
T498 /workspace/coverage/default/5.sysrst_ctrl_smoke.513703220 Jul 16 07:07:16 PM PDT 24 Jul 16 07:07:24 PM PDT 24 2109452405 ps
T499 /workspace/coverage/default/22.sysrst_ctrl_stress_all.1587979427 Jul 16 07:08:11 PM PDT 24 Jul 16 07:08:19 PM PDT 24 8998463822 ps
T500 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.3607694569 Jul 16 07:08:27 PM PDT 24 Jul 16 07:08:34 PM PDT 24 2229730721 ps
T501 /workspace/coverage/default/11.sysrst_ctrl_smoke.3930824112 Jul 16 07:07:34 PM PDT 24 Jul 16 07:07:38 PM PDT 24 2114695436 ps
T158 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.1252077375 Jul 16 07:08:41 PM PDT 24 Jul 16 07:08:50 PM PDT 24 5510184316 ps
T113 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.300757923 Jul 16 07:08:57 PM PDT 24 Jul 16 07:15:08 PM PDT 24 154784552780 ps
T502 /workspace/coverage/default/36.sysrst_ctrl_smoke.1561677081 Jul 16 07:09:02 PM PDT 24 Jul 16 07:09:07 PM PDT 24 2146525683 ps
T395 /workspace/coverage/default/15.sysrst_ctrl_stress_all.3485859457 Jul 16 07:08:04 PM PDT 24 Jul 16 07:10:02 PM PDT 24 84408587816 ps
T503 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.69071343 Jul 16 07:07:05 PM PDT 24 Jul 16 07:07:14 PM PDT 24 2545781735 ps
T504 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.3554766335 Jul 16 07:07:24 PM PDT 24 Jul 16 07:07:28 PM PDT 24 2196264982 ps
T359 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.2113816138 Jul 16 07:07:30 PM PDT 24 Jul 16 07:11:16 PM PDT 24 168495977155 ps
T505 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.3610033502 Jul 16 07:08:16 PM PDT 24 Jul 16 07:08:22 PM PDT 24 4117149189 ps
T506 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.1666160087 Jul 16 07:07:59 PM PDT 24 Jul 16 07:08:09 PM PDT 24 2510129216 ps
T272 /workspace/coverage/default/83.sysrst_ctrl_combo_detect_with_pre_cond.511198792 Jul 16 07:09:42 PM PDT 24 Jul 16 07:10:09 PM PDT 24 76553865563 ps
T507 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.187638083 Jul 16 07:08:01 PM PDT 24 Jul 16 07:08:08 PM PDT 24 3008268615 ps
T508 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.2443392117 Jul 16 07:07:19 PM PDT 24 Jul 16 07:07:28 PM PDT 24 2510819112 ps
T509 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.1175943922 Jul 16 07:07:40 PM PDT 24 Jul 16 07:07:45 PM PDT 24 2614013089 ps
T143 /workspace/coverage/default/46.sysrst_ctrl_stress_all.1670566600 Jul 16 07:09:19 PM PDT 24 Jul 16 07:09:29 PM PDT 24 13795777032 ps
T510 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.4142354719 Jul 16 07:09:19 PM PDT 24 Jul 16 07:09:25 PM PDT 24 2518403031 ps
T114 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.3108421297 Jul 16 07:08:20 PM PDT 24 Jul 16 07:09:32 PM PDT 24 26581488080 ps
T209 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.3913057527 Jul 16 07:07:10 PM PDT 24 Jul 16 07:07:13 PM PDT 24 3153029446 ps
T316 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.1446708988 Jul 16 07:08:40 PM PDT 24 Jul 16 07:08:43 PM PDT 24 2474310784 ps
T511 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.543814705 Jul 16 07:09:12 PM PDT 24 Jul 16 07:09:30 PM PDT 24 40444613624 ps
T115 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.1539652790 Jul 16 07:07:59 PM PDT 24 Jul 16 07:14:03 PM PDT 24 136285747196 ps
T512 /workspace/coverage/default/17.sysrst_ctrl_smoke.3095901360 Jul 16 07:08:02 PM PDT 24 Jul 16 07:08:07 PM PDT 24 2154335505 ps
T361 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.2257854072 Jul 16 07:09:12 PM PDT 24 Jul 16 07:13:17 PM PDT 24 97906359697 ps
T513 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.1199379406 Jul 16 07:08:24 PM PDT 24 Jul 16 07:08:32 PM PDT 24 2510673678 ps
T514 /workspace/coverage/default/36.sysrst_ctrl_alert_test.1167289696 Jul 16 07:08:58 PM PDT 24 Jul 16 07:09:08 PM PDT 24 2016225258 ps
T515 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.117096300 Jul 16 07:08:58 PM PDT 24 Jul 16 07:09:08 PM PDT 24 3724132782 ps
T516 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.1690784848 Jul 16 07:07:12 PM PDT 24 Jul 16 07:07:16 PM PDT 24 3870750184 ps
T273 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.2262398686 Jul 16 07:09:34 PM PDT 24 Jul 16 07:09:55 PM PDT 24 26344488551 ps
T227 /workspace/coverage/default/28.sysrst_ctrl_edge_detect.2156431545 Jul 16 07:08:24 PM PDT 24 Jul 16 07:08:26 PM PDT 24 3244142822 ps
T239 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.1307122439 Jul 16 07:08:02 PM PDT 24 Jul 16 07:08:09 PM PDT 24 3817073878 ps
T240 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.1109086650 Jul 16 07:07:32 PM PDT 24 Jul 16 07:07:36 PM PDT 24 2237278640 ps
T241 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.1320185063 Jul 16 07:09:33 PM PDT 24 Jul 16 07:11:37 PM PDT 24 164715699074 ps
T242 /workspace/coverage/default/31.sysrst_ctrl_alert_test.773718016 Jul 16 07:08:42 PM PDT 24 Jul 16 07:08:46 PM PDT 24 2018507097 ps
T243 /workspace/coverage/default/28.sysrst_ctrl_smoke.833043389 Jul 16 07:08:30 PM PDT 24 Jul 16 07:08:37 PM PDT 24 2110020604 ps
T244 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.1992835607 Jul 16 07:07:05 PM PDT 24 Jul 16 07:07:08 PM PDT 24 2526393386 ps
T245 /workspace/coverage/default/33.sysrst_ctrl_pin_override_test.2139354678 Jul 16 07:08:46 PM PDT 24 Jul 16 07:08:54 PM PDT 24 2512714258 ps
T246 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.2639516794 Jul 16 07:09:10 PM PDT 24 Jul 16 07:09:19 PM PDT 24 2445961105 ps
T247 /workspace/coverage/default/35.sysrst_ctrl_stress_all.4011545775 Jul 16 07:08:55 PM PDT 24 Jul 16 07:09:15 PM PDT 24 6715029575 ps
T517 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.3318340866 Jul 16 07:09:05 PM PDT 24 Jul 16 07:09:09 PM PDT 24 5681106926 ps
T210 /workspace/coverage/default/24.sysrst_ctrl_edge_detect.3481194264 Jul 16 07:08:15 PM PDT 24 Jul 16 07:08:21 PM PDT 24 3003518745 ps
T518 /workspace/coverage/default/22.sysrst_ctrl_auto_blk_key_output.2433243408 Jul 16 07:08:12 PM PDT 24 Jul 16 07:08:16 PM PDT 24 3694145104 ps
T363 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.1833143199 Jul 16 07:07:33 PM PDT 24 Jul 16 07:09:07 PM PDT 24 138850390599 ps
T381 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.1826553436 Jul 16 07:08:34 PM PDT 24 Jul 16 07:11:29 PM PDT 24 67258489960 ps
T380 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.4079616375 Jul 16 07:09:23 PM PDT 24 Jul 16 07:12:54 PM PDT 24 86832158555 ps
T519 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.197518601 Jul 16 07:08:08 PM PDT 24 Jul 16 07:08:12 PM PDT 24 2281744178 ps
T116 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.2212860816 Jul 16 07:07:12 PM PDT 24 Jul 16 07:08:06 PM PDT 24 79783513383 ps
T520 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.836171115 Jul 16 07:08:12 PM PDT 24 Jul 16 07:08:17 PM PDT 24 2472806214 ps
T211 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.2743922819 Jul 16 07:07:59 PM PDT 24 Jul 16 07:08:04 PM PDT 24 2998266308 ps
T521 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.1754228776 Jul 16 07:08:46 PM PDT 24 Jul 16 07:08:58 PM PDT 24 3306575289 ps
T522 /workspace/coverage/default/45.sysrst_ctrl_auto_blk_key_output.1134301461 Jul 16 07:09:20 PM PDT 24 Jul 16 07:09:25 PM PDT 24 3716349892 ps
T523 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.672611117 Jul 16 07:07:19 PM PDT 24 Jul 16 07:07:28 PM PDT 24 2470968752 ps
T524 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.2907381591 Jul 16 07:07:30 PM PDT 24 Jul 16 07:07:37 PM PDT 24 2154003118 ps
T525 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.1768406235 Jul 16 07:08:58 PM PDT 24 Jul 16 07:13:52 PM PDT 24 3612671874587 ps
T181 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.1368759661 Jul 16 07:09:26 PM PDT 24 Jul 16 07:09:29 PM PDT 24 2946597960 ps
T526 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.1257598598 Jul 16 07:07:33 PM PDT 24 Jul 16 07:07:37 PM PDT 24 2537606567 ps
T283 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.3793351523 Jul 16 07:08:23 PM PDT 24 Jul 16 07:09:18 PM PDT 24 83147928023 ps
T527 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.1350140622 Jul 16 07:07:04 PM PDT 24 Jul 16 07:07:13 PM PDT 24 4937020178 ps
T95 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.1792274944 Jul 16 07:08:00 PM PDT 24 Jul 16 07:08:07 PM PDT 24 3599158362 ps
T230 /workspace/coverage/default/12.sysrst_ctrl_combo_detect.3377870064 Jul 16 07:07:48 PM PDT 24 Jul 16 07:11:27 PM PDT 24 85136258983 ps
T231 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.1457757273 Jul 16 07:08:15 PM PDT 24 Jul 16 07:08:29 PM PDT 24 4733539709 ps
T232 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.1721329601 Jul 16 07:08:58 PM PDT 24 Jul 16 07:09:07 PM PDT 24 2517495157 ps
T233 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.2365080910 Jul 16 07:09:39 PM PDT 24 Jul 16 07:10:17 PM PDT 24 62227996225 ps
T234 /workspace/coverage/default/33.sysrst_ctrl_ec_pwr_on_rst.78922636 Jul 16 07:08:45 PM PDT 24 Jul 16 07:08:49 PM PDT 24 3082707634 ps
T235 /workspace/coverage/default/7.sysrst_ctrl_auto_blk_key_output.1893894588 Jul 16 07:07:30 PM PDT 24 Jul 16 07:15:51 PM PDT 24 183456141696 ps
T236 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.3342042351 Jul 16 07:07:36 PM PDT 24 Jul 16 07:07:56 PM PDT 24 25850930591 ps
T165 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.3468512114 Jul 16 07:07:34 PM PDT 24 Jul 16 07:09:03 PM PDT 24 33570023604 ps
T237 /workspace/coverage/default/13.sysrst_ctrl_stress_all.2758652772 Jul 16 07:07:48 PM PDT 24 Jul 16 07:11:56 PM PDT 24 98901930879 ps
T528 /workspace/coverage/default/16.sysrst_ctrl_alert_test.2653287155 Jul 16 07:08:02 PM PDT 24 Jul 16 07:08:07 PM PDT 24 2037691201 ps
T159 /workspace/coverage/default/2.sysrst_ctrl_ultra_low_pwr.4000205354 Jul 16 07:07:24 PM PDT 24 Jul 16 07:07:31 PM PDT 24 4550549942 ps
T529 /workspace/coverage/default/29.sysrst_ctrl_alert_test.2104296647 Jul 16 07:08:30 PM PDT 24 Jul 16 07:08:37 PM PDT 24 2012195434 ps
T238 /workspace/coverage/default/27.sysrst_ctrl_stress_all_with_rand_reset.4003953438 Jul 16 07:08:25 PM PDT 24 Jul 16 07:13:07 PM PDT 24 1286785308200 ps
T68 /workspace/coverage/default/1.sysrst_ctrl_sec_cm.2826506460 Jul 16 07:07:24 PM PDT 24 Jul 16 07:07:53 PM PDT 24 42117033895 ps
T216 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.1613834349 Jul 16 07:08:13 PM PDT 24 Jul 16 07:11:06 PM PDT 24 69425045934 ps
T530 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.1629832760 Jul 16 07:09:22 PM PDT 24 Jul 16 07:09:33 PM PDT 24 3633907067 ps
T531 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.3672654872 Jul 16 07:07:19 PM PDT 24 Jul 16 07:07:28 PM PDT 24 2084199135 ps
T311 /workspace/coverage/default/34.sysrst_ctrl_stress_all_with_rand_reset.1606892461 Jul 16 07:08:42 PM PDT 24 Jul 16 07:08:58 PM PDT 24 22108604210 ps
T275 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.2191484184 Jul 16 07:08:00 PM PDT 24 Jul 16 07:08:42 PM PDT 24 122341285429 ps
T532 /workspace/coverage/default/13.sysrst_ctrl_pin_override_test.2271081958 Jul 16 07:07:45 PM PDT 24 Jul 16 07:07:48 PM PDT 24 2528309890 ps
T533 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.71655528 Jul 16 07:07:45 PM PDT 24 Jul 16 07:07:50 PM PDT 24 2614005870 ps
T534 /workspace/coverage/default/24.sysrst_ctrl_smoke.3106798896 Jul 16 07:08:21 PM PDT 24 Jul 16 07:08:24 PM PDT 24 2137269647 ps
T535 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.553592624 Jul 16 07:09:08 PM PDT 24 Jul 16 07:09:20 PM PDT 24 3533921961 ps
T536 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.1630924776 Jul 16 07:08:16 PM PDT 24 Jul 16 07:08:41 PM PDT 24 32840598617 ps
T217 /workspace/coverage/default/24.sysrst_ctrl_stress_all.3057879498 Jul 16 07:08:20 PM PDT 24 Jul 16 07:09:28 PM PDT 24 220694225906 ps
T197 /workspace/coverage/default/40.sysrst_ctrl_stress_all_with_rand_reset.204755176 Jul 16 07:08:59 PM PDT 24 Jul 16 07:10:32 PM PDT 24 34502934898 ps
T537 /workspace/coverage/default/29.sysrst_ctrl_combo_detect_with_pre_cond.141029102 Jul 16 07:08:27 PM PDT 24 Jul 16 07:08:50 PM PDT 24 32050739024 ps
T538 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.3315946286 Jul 16 07:08:29 PM PDT 24 Jul 16 07:08:37 PM PDT 24 2511730173 ps
T117 /workspace/coverage/default/33.sysrst_ctrl_stress_all_with_rand_reset.1921799370 Jul 16 07:08:43 PM PDT 24 Jul 16 07:09:47 PM PDT 24 405397237647 ps
T539 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.1317090236 Jul 16 07:08:55 PM PDT 24 Jul 16 07:08:59 PM PDT 24 2063439458 ps
T540 /workspace/coverage/default/33.sysrst_ctrl_pin_access_test.196857721 Jul 16 07:08:48 PM PDT 24 Jul 16 07:08:56 PM PDT 24 2253044672 ps
T541 /workspace/coverage/default/29.sysrst_ctrl_smoke.911910572 Jul 16 07:08:26 PM PDT 24 Jul 16 07:08:29 PM PDT 24 2162076691 ps
T542 /workspace/coverage/default/1.sysrst_ctrl_stress_all.1967042872 Jul 16 07:07:05 PM PDT 24 Jul 16 07:07:50 PM PDT 24 20601213324 ps
T543 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.1588375478 Jul 16 07:08:59 PM PDT 24 Jul 16 07:09:11 PM PDT 24 2611597362 ps
T312 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.1776356497 Jul 16 07:07:48 PM PDT 24 Jul 16 07:08:43 PM PDT 24 20246079652 ps
T544 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.2452259709 Jul 16 07:08:01 PM PDT 24 Jul 16 07:08:13 PM PDT 24 3157283141 ps
T545 /workspace/coverage/default/12.sysrst_ctrl_ultra_low_pwr.1513540042 Jul 16 07:07:45 PM PDT 24 Jul 16 07:08:45 PM PDT 24 516708918723 ps
T546 /workspace/coverage/default/7.sysrst_ctrl_stress_all.2669495501 Jul 16 07:07:32 PM PDT 24 Jul 16 07:07:38 PM PDT 24 10238268702 ps
T69 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.2314909103 Jul 16 07:07:11 PM PDT 24 Jul 16 07:07:30 PM PDT 24 22050067989 ps
T166 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.948707080 Jul 16 07:09:11 PM PDT 24 Jul 16 07:09:15 PM PDT 24 3819061632 ps
T313 /workspace/coverage/default/5.sysrst_ctrl_stress_all_with_rand_reset.974902928 Jul 16 07:07:24 PM PDT 24 Jul 16 07:10:12 PM PDT 24 60663837774 ps
T547 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.3112681353 Jul 16 07:07:59 PM PDT 24 Jul 16 07:08:04 PM PDT 24 2635578096 ps
T144 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.4018368975 Jul 16 07:08:43 PM PDT 24 Jul 16 07:08:50 PM PDT 24 3764082570 ps
T548 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.1953976942 Jul 16 07:07:16 PM PDT 24 Jul 16 07:08:55 PM PDT 24 102072330761 ps
T549 /workspace/coverage/default/46.sysrst_ctrl_smoke.949945640 Jul 16 07:09:13 PM PDT 24 Jul 16 07:09:22 PM PDT 24 2109853166 ps
T550 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.3365509011 Jul 16 07:08:44 PM PDT 24 Jul 16 07:08:49 PM PDT 24 2514255496 ps
T551 /workspace/coverage/default/37.sysrst_ctrl_ec_pwr_on_rst.864229872 Jul 16 07:08:56 PM PDT 24 Jul 16 07:09:03 PM PDT 24 3880979195 ps
T552 /workspace/coverage/default/21.sysrst_ctrl_smoke.4179734411 Jul 16 07:08:03 PM PDT 24 Jul 16 07:08:10 PM PDT 24 2113635950 ps
T553 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.3510818269 Jul 16 07:07:50 PM PDT 24 Jul 16 07:07:58 PM PDT 24 2478911465 ps
T214 /workspace/coverage/default/23.sysrst_ctrl_stress_all_with_rand_reset.214210924 Jul 16 07:08:12 PM PDT 24 Jul 16 07:09:21 PM PDT 24 107535896027 ps
T326 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.804228137 Jul 16 07:08:26 PM PDT 24 Jul 16 07:08:33 PM PDT 24 2075612150 ps
T327 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.2453581849 Jul 16 07:08:23 PM PDT 24 Jul 16 07:08:26 PM PDT 24 6941295684 ps
T328 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.2620057474 Jul 16 07:08:34 PM PDT 24 Jul 16 07:08:39 PM PDT 24 2495380676 ps
T329 /workspace/coverage/default/12.sysrst_ctrl_alert_test.1337196291 Jul 16 07:07:45 PM PDT 24 Jul 16 07:07:48 PM PDT 24 2035130160 ps
T198 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.1976951337 Jul 16 07:09:00 PM PDT 24 Jul 16 07:09:33 PM PDT 24 102594595467 ps
T330 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.1993910325 Jul 16 07:08:58 PM PDT 24 Jul 16 07:09:06 PM PDT 24 2519867689 ps
T286 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.2226245920 Jul 16 07:09:19 PM PDT 24 Jul 16 07:13:18 PM PDT 24 92598396729 ps
T87 /workspace/coverage/default/0.sysrst_ctrl_feature_disable.4149874784 Jul 16 07:07:08 PM PDT 24 Jul 16 07:07:53 PM PDT 24 32382398478 ps
T331 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.869557960 Jul 16 07:07:47 PM PDT 24 Jul 16 07:16:17 PM PDT 24 201072570051 ps
T554 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.2020151315 Jul 16 07:08:10 PM PDT 24 Jul 16 07:08:18 PM PDT 24 4890472404 ps
T555 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.3747337175 Jul 16 07:08:00 PM PDT 24 Jul 16 07:12:29 PM PDT 24 105951515198 ps
T556 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.3603864406 Jul 16 07:07:06 PM PDT 24 Jul 16 07:07:11 PM PDT 24 3610377434 ps
T557 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.2978677911 Jul 16 07:09:12 PM PDT 24 Jul 16 07:09:21 PM PDT 24 2610636775 ps
T558 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.2391221843 Jul 16 07:09:12 PM PDT 24 Jul 16 07:09:17 PM PDT 24 3120097302 ps
T349 /workspace/coverage/default/92.sysrst_ctrl_combo_detect_with_pre_cond.2912549160 Jul 16 07:09:42 PM PDT 24 Jul 16 07:11:54 PM PDT 24 54495676336 ps
T559 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.598491632 Jul 16 07:07:44 PM PDT 24 Jul 16 07:12:20 PM PDT 24 105426911446 ps
T560 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.83950207 Jul 16 07:08:01 PM PDT 24 Jul 16 07:08:55 PM PDT 24 36918105077 ps
T226 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.2033676422 Jul 16 07:07:29 PM PDT 24 Jul 16 07:07:38 PM PDT 24 3367237250 ps
T561 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.754940602 Jul 16 07:08:26 PM PDT 24 Jul 16 07:08:30 PM PDT 24 3399648375 ps
T351 /workspace/coverage/default/95.sysrst_ctrl_combo_detect_with_pre_cond.3871446736 Jul 16 07:09:34 PM PDT 24 Jul 16 07:10:14 PM PDT 24 53132417472 ps
T562 /workspace/coverage/default/27.sysrst_ctrl_alert_test.1706991810 Jul 16 07:08:23 PM PDT 24 Jul 16 07:08:29 PM PDT 24 2013176312 ps
T563 /workspace/coverage/default/27.sysrst_ctrl_smoke.356906169 Jul 16 07:08:34 PM PDT 24 Jul 16 07:08:37 PM PDT 24 2121673982 ps
T564 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.2529577401 Jul 16 07:08:58 PM PDT 24 Jul 16 07:09:04 PM PDT 24 2785929330 ps
T199 /workspace/coverage/default/27.sysrst_ctrl_edge_detect.1177414269 Jul 16 07:08:29 PM PDT 24 Jul 16 07:08:39 PM PDT 24 4752896928 ps
T565 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.548621911 Jul 16 07:08:27 PM PDT 24 Jul 16 07:08:32 PM PDT 24 2612801974 ps
T566 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.555365670 Jul 16 07:07:45 PM PDT 24 Jul 16 07:07:53 PM PDT 24 2512022360 ps
T567 /workspace/coverage/default/14.sysrst_ctrl_smoke.666497736 Jul 16 07:07:48 PM PDT 24 Jul 16 07:07:53 PM PDT 24 2118223846 ps
T145 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.2877087104 Jul 16 07:09:14 PM PDT 24 Jul 16 07:12:02 PM PDT 24 1125626561581 ps
T568 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.4157263957 Jul 16 07:07:45 PM PDT 24 Jul 16 07:07:53 PM PDT 24 2515187648 ps
T569 /workspace/coverage/default/15.sysrst_ctrl_smoke.1389286012 Jul 16 07:08:01 PM PDT 24 Jul 16 07:08:11 PM PDT 24 2111701957 ps
T287 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.628252592 Jul 16 07:08:03 PM PDT 24 Jul 16 07:09:41 PM PDT 24 196844566652 ps
T570 /workspace/coverage/default/3.sysrst_ctrl_smoke.3917047445 Jul 16 07:07:12 PM PDT 24 Jul 16 07:07:15 PM PDT 24 2155161095 ps
T571 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.532714156 Jul 16 07:07:11 PM PDT 24 Jul 16 07:07:20 PM PDT 24 2536508051 ps
T572 /workspace/coverage/default/23.sysrst_ctrl_smoke.2704784053 Jul 16 07:08:21 PM PDT 24 Jul 16 07:08:26 PM PDT 24 2115165273 ps
T96 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.3178678928 Jul 16 07:07:30 PM PDT 24 Jul 16 07:07:36 PM PDT 24 3836876085 ps
T284 /workspace/coverage/default/89.sysrst_ctrl_combo_detect_with_pre_cond.2790324688 Jul 16 07:09:37 PM PDT 24 Jul 16 07:10:19 PM PDT 24 64094590531 ps
T73 /workspace/coverage/default/44.sysrst_ctrl_stress_all_with_rand_reset.3012574790 Jul 16 07:09:13 PM PDT 24 Jul 16 07:10:29 PM PDT 24 61520371474 ps
T573 /workspace/coverage/default/45.sysrst_ctrl_stress_all.3522118751 Jul 16 07:09:20 PM PDT 24 Jul 16 07:09:30 PM PDT 24 6465846171 ps
T574 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.989540563 Jul 16 07:08:43 PM PDT 24 Jul 16 07:08:46 PM PDT 24 2533186422 ps
T575 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.758605460 Jul 16 07:09:36 PM PDT 24 Jul 16 07:11:08 PM PDT 24 36344689200 ps
T576 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.742586950 Jul 16 07:08:21 PM PDT 24 Jul 16 07:12:12 PM PDT 24 177503643960 ps
T577 /workspace/coverage/default/26.sysrst_ctrl_pin_access_test.782755715 Jul 16 07:08:29 PM PDT 24 Jul 16 07:08:34 PM PDT 24 2071064266 ps
T578 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.1238352058 Jul 16 07:08:02 PM PDT 24 Jul 16 07:08:14 PM PDT 24 2980881800 ps
T579 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.665863452 Jul 16 07:08:03 PM PDT 24 Jul 16 07:08:09 PM PDT 24 2636520413 ps
T288 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.1133593717 Jul 16 07:07:28 PM PDT 24 Jul 16 07:07:59 PM PDT 24 93838694983 ps
T118 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.342958390 Jul 16 07:08:26 PM PDT 24 Jul 16 07:09:26 PM PDT 24 141341241330 ps
T580 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.4003526591 Jul 16 07:09:13 PM PDT 24 Jul 16 07:09:17 PM PDT 24 6765281331 ps
T581 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.2613003988 Jul 16 07:08:24 PM PDT 24 Jul 16 07:08:32 PM PDT 24 2444945167 ps
T360 /workspace/coverage/default/19.sysrst_ctrl_combo_detect_with_pre_cond.4137519172 Jul 16 07:08:02 PM PDT 24 Jul 16 07:09:06 PM PDT 24 95621375977 ps
T582 /workspace/coverage/default/7.sysrst_ctrl_in_out_inverted.1460521702 Jul 16 07:07:27 PM PDT 24 Jul 16 07:07:35 PM PDT 24 2463141102 ps
T583 /workspace/coverage/default/44.sysrst_ctrl_ec_pwr_on_rst.404295614 Jul 16 07:09:08 PM PDT 24 Jul 16 07:09:19 PM PDT 24 3877306219 ps
T584 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.112221284 Jul 16 07:07:45 PM PDT 24 Jul 16 07:07:49 PM PDT 24 2137366844 ps
T295 /workspace/coverage/default/20.sysrst_ctrl_stress_all.1690653828 Jul 16 07:08:05 PM PDT 24 Jul 16 07:10:50 PM PDT 24 60570669740 ps
T585 /workspace/coverage/default/33.sysrst_ctrl_smoke.3928833996 Jul 16 07:08:46 PM PDT 24 Jul 16 07:08:54 PM PDT 24 2107446405 ps
T586 /workspace/coverage/default/35.sysrst_ctrl_in_out_inverted.3262438766 Jul 16 07:08:55 PM PDT 24 Jul 16 07:09:04 PM PDT 24 2455126627 ps
T587 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.4222811657 Jul 16 07:08:58 PM PDT 24 Jul 16 07:09:07 PM PDT 24 2040683154 ps
T588 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.3697022451 Jul 16 07:09:05 PM PDT 24 Jul 16 07:09:13 PM PDT 24 2674031430 ps
T276 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.4053987468 Jul 16 07:08:59 PM PDT 24 Jul 16 07:11:11 PM PDT 24 99036292564 ps
T176 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.3820486138 Jul 16 07:07:48 PM PDT 24 Jul 16 07:08:01 PM PDT 24 3990020635 ps
T589 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.232224547 Jul 16 07:07:17 PM PDT 24 Jul 16 07:07:21 PM PDT 24 2535866729 ps
T391 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.2733535539 Jul 16 07:07:32 PM PDT 24 Jul 16 07:11:29 PM PDT 24 86886071211 ps
T590 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.417295918 Jul 16 07:08:21 PM PDT 24 Jul 16 07:08:24 PM PDT 24 2664881528 ps
T389 /workspace/coverage/default/18.sysrst_ctrl_stress_all.3378484224 Jul 16 07:08:07 PM PDT 24 Jul 16 07:13:51 PM PDT 24 143727652034 ps
T591 /workspace/coverage/default/39.sysrst_ctrl_alert_test.1557584826 Jul 16 07:09:01 PM PDT 24 Jul 16 07:09:11 PM PDT 24 2013915168 ps
T592 /workspace/coverage/default/39.sysrst_ctrl_smoke.1788559539 Jul 16 07:08:59 PM PDT 24 Jul 16 07:09:06 PM PDT 24 2126298714 ps
T593 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.2392483924 Jul 16 07:07:45 PM PDT 24 Jul 16 07:10:36 PM PDT 24 123505863187 ps
T594 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.2287563629 Jul 16 07:07:34 PM PDT 24 Jul 16 07:07:46 PM PDT 24 3843520004 ps
T161 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.607843711 Jul 16 07:08:17 PM PDT 24 Jul 16 07:08:26 PM PDT 24 4789194763 ps
T167 /workspace/coverage/default/27.sysrst_ctrl_auto_blk_key_output.2494752859 Jul 16 07:08:26 PM PDT 24 Jul 16 07:14:37 PM PDT 24 276012801360 ps
T168 /workspace/coverage/default/48.sysrst_ctrl_alert_test.1767920800 Jul 16 07:09:23 PM PDT 24 Jul 16 07:09:25 PM PDT 24 2077638450 ps
T169 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.2919585904 Jul 16 07:08:41 PM PDT 24 Jul 16 07:08:47 PM PDT 24 2069125071 ps
T170 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.714700349 Jul 16 07:08:13 PM PDT 24 Jul 16 07:09:35 PM PDT 24 30024257794 ps
T171 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.659288888 Jul 16 07:08:59 PM PDT 24 Jul 16 07:09:14 PM PDT 24 3608998505 ps
T172 /workspace/coverage/default/38.sysrst_ctrl_in_out_inverted.2129266776 Jul 16 07:09:01 PM PDT 24 Jul 16 07:09:13 PM PDT 24 2473756195 ps
T173 /workspace/coverage/default/21.sysrst_ctrl_ultra_low_pwr.1812471167 Jul 16 07:08:05 PM PDT 24 Jul 16 07:08:10 PM PDT 24 4370859652 ps
T174 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.2824180539 Jul 16 07:07:58 PM PDT 24 Jul 16 07:08:03 PM PDT 24 2525853867 ps
T175 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.2753438890 Jul 16 07:07:16 PM PDT 24 Jul 16 07:07:26 PM PDT 24 2611923451 ps
T146 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.457293979 Jul 16 07:08:03 PM PDT 24 Jul 16 07:08:10 PM PDT 24 6434268073 ps
T595 /workspace/coverage/default/11.sysrst_ctrl_stress_all.3045021609 Jul 16 07:07:45 PM PDT 24 Jul 16 07:10:15 PM PDT 24 59567924305 ps
T596 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.2744149656 Jul 16 07:07:45 PM PDT 24 Jul 16 07:07:54 PM PDT 24 2451946603 ps
T597 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.1335401223 Jul 16 07:07:09 PM PDT 24 Jul 16 07:07:16 PM PDT 24 2195756952 ps
T598 /workspace/coverage/default/4.sysrst_ctrl_smoke.117157198 Jul 16 07:07:22 PM PDT 24 Jul 16 07:07:25 PM PDT 24 2162728808 ps
T599 /workspace/coverage/default/3.sysrst_ctrl_ultra_low_pwr.3136184058 Jul 16 07:07:16 PM PDT 24 Jul 16 07:07:21 PM PDT 24 10203162561 ps
T277 /workspace/coverage/default/16.sysrst_ctrl_stress_all_with_rand_reset.2220292288 Jul 16 07:08:02 PM PDT 24 Jul 16 07:09:13 PM PDT 24 114761380047 ps
T600 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3126278652 Jul 16 07:07:07 PM PDT 24 Jul 16 07:07:15 PM PDT 24 2272696847 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%