Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.07 99.40 96.83 100.00 98.08 98.85 99.71 93.62


Total test records in report: 910
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T492 /workspace/coverage/default/47.sysrst_ctrl_smoke.903578914 Jul 24 05:21:34 PM PDT 24 Jul 24 05:21:36 PM PDT 24 2170159619 ps
T300 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.2322227224 Jul 24 05:20:17 PM PDT 24 Jul 24 05:22:49 PM PDT 24 105372199077 ps
T493 /workspace/coverage/default/33.sysrst_ctrl_ec_pwr_on_rst.2887125928 Jul 24 05:21:07 PM PDT 24 Jul 24 05:21:14 PM PDT 24 3007767669 ps
T403 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.1491687101 Jul 24 05:20:22 PM PDT 24 Jul 24 05:26:40 PM PDT 24 142319830063 ps
T494 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.4017436847 Jul 24 05:20:57 PM PDT 24 Jul 24 05:21:00 PM PDT 24 3244218973 ps
T495 /workspace/coverage/default/20.sysrst_ctrl_in_out_inverted.3069977174 Jul 24 05:20:32 PM PDT 24 Jul 24 05:20:35 PM PDT 24 2473513212 ps
T496 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.3817165248 Jul 24 05:20:26 PM PDT 24 Jul 24 05:20:34 PM PDT 24 27138701076 ps
T404 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.4070165730 Jul 24 05:21:09 PM PDT 24 Jul 24 05:23:24 PM PDT 24 77461096514 ps
T44 /workspace/coverage/default/23.sysrst_ctrl_stress_all.328726486 Jul 24 05:20:46 PM PDT 24 Jul 24 05:21:09 PM PDT 24 8772901343 ps
T153 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.2126818884 Jul 24 05:21:15 PM PDT 24 Jul 24 05:21:24 PM PDT 24 3347632388 ps
T154 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.118585282 Jul 24 05:20:23 PM PDT 24 Jul 24 05:20:27 PM PDT 24 4459325758 ps
T155 /workspace/coverage/default/22.sysrst_ctrl_alert_test.1305628417 Jul 24 05:20:47 PM PDT 24 Jul 24 05:20:53 PM PDT 24 2012483661 ps
T156 /workspace/coverage/default/31.sysrst_ctrl_in_out_inverted.3743266656 Jul 24 05:21:25 PM PDT 24 Jul 24 05:21:28 PM PDT 24 2466333292 ps
T157 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.4022251276 Jul 24 05:21:36 PM PDT 24 Jul 24 05:29:01 PM PDT 24 166625339700 ps
T158 /workspace/coverage/default/12.sysrst_ctrl_ec_pwr_on_rst.3454511474 Jul 24 05:20:41 PM PDT 24 Jul 24 05:20:44 PM PDT 24 4115651446 ps
T143 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.1350805695 Jul 24 05:21:01 PM PDT 24 Jul 24 05:21:06 PM PDT 24 4940976452 ps
T159 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.3867987073 Jul 24 05:20:13 PM PDT 24 Jul 24 05:20:16 PM PDT 24 3353919798 ps
T160 /workspace/coverage/default/13.sysrst_ctrl_alert_test.4008859941 Jul 24 05:20:40 PM PDT 24 Jul 24 05:20:42 PM PDT 24 2040435867 ps
T497 /workspace/coverage/default/34.sysrst_ctrl_alert_test.1893002282 Jul 24 05:21:17 PM PDT 24 Jul 24 05:21:18 PM PDT 24 2138296017 ps
T186 /workspace/coverage/default/13.sysrst_ctrl_stress_all.2464211053 Jul 24 05:20:18 PM PDT 24 Jul 24 05:46:29 PM PDT 24 1020411126488 ps
T498 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.2974582008 Jul 24 05:21:47 PM PDT 24 Jul 24 05:21:54 PM PDT 24 2513689357 ps
T499 /workspace/coverage/default/10.sysrst_ctrl_alert_test.3408774830 Jul 24 05:20:24 PM PDT 24 Jul 24 05:20:27 PM PDT 24 2015988221 ps
T500 /workspace/coverage/default/31.sysrst_ctrl_stress_all.988187955 Jul 24 05:21:02 PM PDT 24 Jul 24 05:21:09 PM PDT 24 11138376576 ps
T501 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.2345894861 Jul 24 05:21:35 PM PDT 24 Jul 24 05:21:37 PM PDT 24 2631106693 ps
T502 /workspace/coverage/default/21.sysrst_ctrl_smoke.1291637212 Jul 24 05:20:43 PM PDT 24 Jul 24 05:20:49 PM PDT 24 2113071286 ps
T396 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.1618097948 Jul 24 05:21:33 PM PDT 24 Jul 24 05:23:38 PM PDT 24 95004012763 ps
T503 /workspace/coverage/default/13.sysrst_ctrl_in_out_inverted.1084383232 Jul 24 05:20:37 PM PDT 24 Jul 24 05:20:40 PM PDT 24 2483629963 ps
T85 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.2898337982 Jul 24 05:20:24 PM PDT 24 Jul 24 05:20:33 PM PDT 24 4457719782 ps
T178 /workspace/coverage/default/41.sysrst_ctrl_edge_detect.1426642613 Jul 24 05:21:26 PM PDT 24 Jul 24 05:24:36 PM PDT 24 345683670279 ps
T179 /workspace/coverage/default/26.sysrst_ctrl_pin_access_test.4226321855 Jul 24 05:21:04 PM PDT 24 Jul 24 05:21:11 PM PDT 24 2194076689 ps
T180 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1919436584 Jul 24 05:20:19 PM PDT 24 Jul 24 05:20:21 PM PDT 24 2307678227 ps
T181 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.3981905446 Jul 24 05:22:07 PM PDT 24 Jul 24 05:22:50 PM PDT 24 65273870618 ps
T182 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.1372327225 Jul 24 05:21:00 PM PDT 24 Jul 24 05:21:08 PM PDT 24 2511533393 ps
T183 /workspace/coverage/default/28.sysrst_ctrl_pin_access_test.1213265748 Jul 24 05:21:09 PM PDT 24 Jul 24 05:21:16 PM PDT 24 2194162987 ps
T184 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.1522025060 Jul 24 05:20:40 PM PDT 24 Jul 24 05:20:47 PM PDT 24 2608617721 ps
T88 /workspace/coverage/default/5.sysrst_ctrl_stress_all.2911806708 Jul 24 05:20:10 PM PDT 24 Jul 24 05:20:53 PM PDT 24 19559488004 ps
T185 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.640154776 Jul 24 05:21:53 PM PDT 24 Jul 24 05:21:55 PM PDT 24 2491746892 ps
T504 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.445612617 Jul 24 05:20:33 PM PDT 24 Jul 24 05:22:37 PM PDT 24 93723263557 ps
T505 /workspace/coverage/default/13.sysrst_ctrl_smoke.3294804799 Jul 24 05:20:30 PM PDT 24 Jul 24 05:20:36 PM PDT 24 2111450344 ps
T277 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.2556079682 Jul 24 05:21:40 PM PDT 24 Jul 24 05:21:55 PM PDT 24 22099321538 ps
T89 /workspace/coverage/default/39.sysrst_ctrl_stress_all.1115529836 Jul 24 05:21:29 PM PDT 24 Jul 24 05:24:30 PM PDT 24 270273466603 ps
T207 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.3583740211 Jul 24 05:21:07 PM PDT 24 Jul 24 05:21:14 PM PDT 24 2210743292 ps
T208 /workspace/coverage/default/43.sysrst_ctrl_alert_test.1723530509 Jul 24 05:21:33 PM PDT 24 Jul 24 05:21:37 PM PDT 24 2018793048 ps
T209 /workspace/coverage/default/15.sysrst_ctrl_pin_access_test.3022823370 Jul 24 05:20:24 PM PDT 24 Jul 24 05:20:26 PM PDT 24 2057571195 ps
T198 /workspace/coverage/default/40.sysrst_ctrl_stress_all_with_rand_reset.2462015351 Jul 24 05:21:31 PM PDT 24 Jul 24 05:21:43 PM PDT 24 46870842956 ps
T199 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.2759420972 Jul 24 05:21:41 PM PDT 24 Jul 24 05:22:21 PM PDT 24 106674637679 ps
T210 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.775807744 Jul 24 05:20:25 PM PDT 24 Jul 24 05:20:44 PM PDT 24 28608500685 ps
T211 /workspace/coverage/default/22.sysrst_ctrl_auto_blk_key_output.1100022402 Jul 24 05:20:45 PM PDT 24 Jul 24 05:20:50 PM PDT 24 3436889351 ps
T212 /workspace/coverage/default/95.sysrst_ctrl_combo_detect_with_pre_cond.873607706 Jul 24 05:21:59 PM PDT 24 Jul 24 05:23:18 PM PDT 24 63630521015 ps
T213 /workspace/coverage/default/17.sysrst_ctrl_stress_all_with_rand_reset.967163774 Jul 24 05:20:45 PM PDT 24 Jul 24 05:22:12 PM PDT 24 37472800290 ps
T420 /workspace/coverage/default/21.sysrst_ctrl_ultra_low_pwr.4290523478 Jul 24 05:20:50 PM PDT 24 Jul 24 05:21:34 PM PDT 24 352532101291 ps
T506 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.3825006897 Jul 24 05:21:07 PM PDT 24 Jul 24 05:21:27 PM PDT 24 27116836801 ps
T507 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.2725597712 Jul 24 05:20:56 PM PDT 24 Jul 24 05:20:58 PM PDT 24 2564697206 ps
T385 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.2476136522 Jul 24 05:22:06 PM PDT 24 Jul 24 05:22:42 PM PDT 24 81008499311 ps
T508 /workspace/coverage/default/28.sysrst_ctrl_smoke.3032635292 Jul 24 05:20:57 PM PDT 24 Jul 24 05:21:00 PM PDT 24 2119490069 ps
T144 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.170185367 Jul 24 05:21:07 PM PDT 24 Jul 24 05:21:09 PM PDT 24 3137755483 ps
T509 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.2519361523 Jul 24 05:20:42 PM PDT 24 Jul 24 05:20:49 PM PDT 24 2260767422 ps
T391 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.4153939110 Jul 24 05:21:45 PM PDT 24 Jul 24 05:22:50 PM PDT 24 152635958892 ps
T510 /workspace/coverage/default/36.sysrst_ctrl_in_out_inverted.358450389 Jul 24 05:21:19 PM PDT 24 Jul 24 05:21:27 PM PDT 24 2462439126 ps
T511 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.506999938 Jul 24 05:21:47 PM PDT 24 Jul 24 05:21:53 PM PDT 24 2025801069 ps
T145 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.3394264439 Jul 24 05:21:01 PM PDT 24 Jul 24 05:21:58 PM PDT 24 688571081235 ps
T419 /workspace/coverage/default/40.sysrst_ctrl_combo_detect_with_pre_cond.1034705771 Jul 24 05:21:34 PM PDT 24 Jul 24 05:21:59 PM PDT 24 36328107965 ps
T204 /workspace/coverage/default/28.sysrst_ctrl_edge_detect.3872221197 Jul 24 05:20:59 PM PDT 24 Jul 24 05:21:01 PM PDT 24 2751332642 ps
T512 /workspace/coverage/default/17.sysrst_ctrl_ultra_low_pwr.752343708 Jul 24 05:20:32 PM PDT 24 Jul 24 05:20:38 PM PDT 24 6378617221 ps
T398 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.4161287518 Jul 24 05:21:42 PM PDT 24 Jul 24 05:22:22 PM PDT 24 56099351329 ps
T513 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.3327786928 Jul 24 05:20:00 PM PDT 24 Jul 24 05:20:06 PM PDT 24 2075318841 ps
T514 /workspace/coverage/default/18.sysrst_ctrl_smoke.3033465912 Jul 24 05:20:31 PM PDT 24 Jul 24 05:20:37 PM PDT 24 2111018476 ps
T515 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.2843913187 Jul 24 05:21:21 PM PDT 24 Jul 24 05:21:27 PM PDT 24 2511362151 ps
T516 /workspace/coverage/default/33.sysrst_ctrl_pin_access_test.2213494998 Jul 24 05:21:05 PM PDT 24 Jul 24 05:21:12 PM PDT 24 2220312777 ps
T517 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.1525775873 Jul 24 05:21:18 PM PDT 24 Jul 24 05:21:21 PM PDT 24 2637238676 ps
T418 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.1441702151 Jul 24 05:20:06 PM PDT 24 Jul 24 05:21:25 PM PDT 24 57715041278 ps
T386 /workspace/coverage/default/51.sysrst_ctrl_combo_detect_with_pre_cond.3188698158 Jul 24 05:21:41 PM PDT 24 Jul 24 05:22:10 PM PDT 24 72501398444 ps
T518 /workspace/coverage/default/48.sysrst_ctrl_alert_test.670278377 Jul 24 05:21:52 PM PDT 24 Jul 24 05:21:54 PM PDT 24 2045897968 ps
T146 /workspace/coverage/default/27.sysrst_ctrl_edge_detect.1368765464 Jul 24 05:20:55 PM PDT 24 Jul 24 05:20:56 PM PDT 24 3864428861 ps
T519 /workspace/coverage/default/3.sysrst_ctrl_in_out_inverted.3551640532 Jul 24 05:20:11 PM PDT 24 Jul 24 05:20:13 PM PDT 24 2483915279 ps
T520 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.3183289940 Jul 24 05:20:01 PM PDT 24 Jul 24 05:20:02 PM PDT 24 2225031734 ps
T382 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.3938617515 Jul 24 05:19:56 PM PDT 24 Jul 24 05:22:17 PM PDT 24 58222300920 ps
T521 /workspace/coverage/default/8.sysrst_ctrl_pin_override_test.2264907839 Jul 24 05:20:21 PM PDT 24 Jul 24 05:20:23 PM PDT 24 2532900122 ps
T522 /workspace/coverage/default/26.sysrst_ctrl_alert_test.3869800594 Jul 24 05:20:53 PM PDT 24 Jul 24 05:20:59 PM PDT 24 2013016468 ps
T523 /workspace/coverage/default/29.sysrst_ctrl_flash_wr_prot_out.84512941 Jul 24 05:21:21 PM PDT 24 Jul 24 05:21:23 PM PDT 24 2629324797 ps
T524 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.4014532067 Jul 24 05:20:36 PM PDT 24 Jul 24 05:20:47 PM PDT 24 3763449463 ps
T525 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.2240155392 Jul 24 05:20:02 PM PDT 24 Jul 24 05:20:06 PM PDT 24 2614758237 ps
T414 /workspace/coverage/default/70.sysrst_ctrl_combo_detect_with_pre_cond.3335671598 Jul 24 05:21:44 PM PDT 24 Jul 24 05:21:59 PM PDT 24 21110578510 ps
T399 /workspace/coverage/default/98.sysrst_ctrl_combo_detect_with_pre_cond.342072071 Jul 24 05:22:00 PM PDT 24 Jul 24 05:22:24 PM PDT 24 63624701764 ps
T86 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.1821335150 Jul 24 05:21:59 PM PDT 24 Jul 24 05:23:16 PM PDT 24 128820958401 ps
T258 /workspace/coverage/default/48.sysrst_ctrl_edge_detect.1494575923 Jul 24 05:21:43 PM PDT 24 Jul 24 05:21:45 PM PDT 24 4343375594 ps
T259 /workspace/coverage/default/34.sysrst_ctrl_stress_all_with_rand_reset.2093042924 Jul 24 05:21:14 PM PDT 24 Jul 24 05:22:21 PM PDT 24 26571804896 ps
T260 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.2291093136 Jul 24 05:19:50 PM PDT 24 Jul 24 05:19:55 PM PDT 24 2448774150 ps
T261 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.3528607477 Jul 24 05:20:19 PM PDT 24 Jul 24 05:20:58 PM PDT 24 333309109363 ps
T262 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.3408056813 Jul 24 05:21:27 PM PDT 24 Jul 24 05:21:35 PM PDT 24 2512244714 ps
T263 /workspace/coverage/default/9.sysrst_ctrl_ec_pwr_on_rst.164345229 Jul 24 05:20:14 PM PDT 24 Jul 24 05:20:23 PM PDT 24 2998874526 ps
T246 /workspace/coverage/default/26.sysrst_ctrl_stress_all.4246178572 Jul 24 05:20:56 PM PDT 24 Jul 24 05:26:41 PM PDT 24 136207817912 ps
T264 /workspace/coverage/default/42.sysrst_ctrl_ec_pwr_on_rst.256124727 Jul 24 05:21:30 PM PDT 24 Jul 24 05:21:35 PM PDT 24 3423861970 ps
T265 /workspace/coverage/default/24.sysrst_ctrl_alert_test.3678001228 Jul 24 05:20:56 PM PDT 24 Jul 24 05:21:02 PM PDT 24 2010768303 ps
T266 /workspace/coverage/default/4.sysrst_ctrl_stress_all.426740769 Jul 24 05:20:26 PM PDT 24 Jul 24 05:25:11 PM PDT 24 106661605447 ps
T147 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.4116560928 Jul 24 05:21:30 PM PDT 24 Jul 24 05:21:39 PM PDT 24 3072819490 ps
T526 /workspace/coverage/default/23.sysrst_ctrl_in_out_inverted.4040322229 Jul 24 05:20:49 PM PDT 24 Jul 24 05:20:56 PM PDT 24 2465538014 ps
T527 /workspace/coverage/default/30.sysrst_ctrl_ultra_low_pwr.1870981974 Jul 24 05:21:26 PM PDT 24 Jul 24 05:21:29 PM PDT 24 4482738214 ps
T91 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.2075163310 Jul 24 05:21:23 PM PDT 24 Jul 24 05:21:31 PM PDT 24 8104196999 ps
T528 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.640905292 Jul 24 05:20:12 PM PDT 24 Jul 24 05:20:15 PM PDT 24 4570852430 ps
T139 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.1085801181 Jul 24 05:21:35 PM PDT 24 Jul 24 05:21:37 PM PDT 24 7630198820 ps
T384 /workspace/coverage/default/76.sysrst_ctrl_combo_detect_with_pre_cond.1199521385 Jul 24 05:21:56 PM PDT 24 Jul 24 05:22:47 PM PDT 24 41024579620 ps
T304 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.1823814074 Jul 24 05:19:51 PM PDT 24 Jul 24 05:21:32 PM PDT 24 42013471263 ps
T327 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.2782923568 Jul 24 05:21:24 PM PDT 24 Jul 24 05:21:29 PM PDT 24 2456643591 ps
T328 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.3380605549 Jul 24 05:20:07 PM PDT 24 Jul 24 05:21:48 PM PDT 24 164766889179 ps
T329 /workspace/coverage/default/16.sysrst_ctrl_ec_pwr_on_rst.2203983756 Jul 24 05:20:33 PM PDT 24 Jul 24 05:28:34 PM PDT 24 844610772209 ps
T330 /workspace/coverage/default/25.sysrst_ctrl_pin_access_test.241452889 Jul 24 05:20:51 PM PDT 24 Jul 24 05:20:53 PM PDT 24 2206392444 ps
T331 /workspace/coverage/default/47.sysrst_ctrl_stress_all.1532113436 Jul 24 05:21:56 PM PDT 24 Jul 24 05:22:13 PM PDT 24 6175886231 ps
T250 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.982976166 Jul 24 05:21:27 PM PDT 24 Jul 24 05:21:36 PM PDT 24 4121332703 ps
T332 /workspace/coverage/default/17.sysrst_ctrl_alert_test.2741862741 Jul 24 05:20:33 PM PDT 24 Jul 24 05:20:39 PM PDT 24 2009014139 ps
T333 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.1112599600 Jul 24 05:21:12 PM PDT 24 Jul 24 05:28:35 PM PDT 24 170610327943 ps
T334 /workspace/coverage/default/32.sysrst_ctrl_auto_blk_key_output.3398822890 Jul 24 05:21:10 PM PDT 24 Jul 24 05:21:13 PM PDT 24 3118193646 ps
T529 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.1614808765 Jul 24 05:20:10 PM PDT 24 Jul 24 05:20:12 PM PDT 24 2744589352 ps
T530 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.2386963090 Jul 24 05:20:07 PM PDT 24 Jul 24 05:20:10 PM PDT 24 2520972588 ps
T405 /workspace/coverage/default/55.sysrst_ctrl_combo_detect_with_pre_cond.4206350791 Jul 24 05:21:47 PM PDT 24 Jul 24 05:21:53 PM PDT 24 32891390729 ps
T387 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.151941489 Jul 24 05:21:16 PM PDT 24 Jul 24 05:22:13 PM PDT 24 88182983849 ps
T531 /workspace/coverage/default/38.sysrst_ctrl_stress_all.3594522368 Jul 24 05:21:27 PM PDT 24 Jul 24 05:22:32 PM PDT 24 54476033459 ps
T187 /workspace/coverage/default/35.sysrst_ctrl_edge_detect.3565319673 Jul 24 05:21:11 PM PDT 24 Jul 24 05:21:23 PM PDT 24 4370253932 ps
T189 /workspace/coverage/default/7.sysrst_ctrl_alert_test.4041143702 Jul 24 05:20:12 PM PDT 24 Jul 24 05:20:18 PM PDT 24 2010440484 ps
T190 /workspace/coverage/default/25.sysrst_ctrl_alert_test.3731345568 Jul 24 05:20:50 PM PDT 24 Jul 24 05:20:52 PM PDT 24 2046371197 ps
T191 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.993883773 Jul 24 05:21:42 PM PDT 24 Jul 24 05:21:46 PM PDT 24 2620517892 ps
T192 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.3779386330 Jul 24 05:20:03 PM PDT 24 Jul 24 05:22:31 PM PDT 24 74310232508 ps
T193 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.2473802784 Jul 24 05:20:12 PM PDT 24 Jul 24 05:21:10 PM PDT 24 87345764672 ps
T194 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.3011053920 Jul 24 05:20:41 PM PDT 24 Jul 24 05:20:43 PM PDT 24 2093705742 ps
T195 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.3489857420 Jul 24 05:20:03 PM PDT 24 Jul 24 05:20:06 PM PDT 24 4031857737 ps
T196 /workspace/coverage/default/25.sysrst_ctrl_in_out_inverted.2582722778 Jul 24 05:20:52 PM PDT 24 Jul 24 05:20:59 PM PDT 24 2487794491 ps
T197 /workspace/coverage/default/43.sysrst_ctrl_ultra_low_pwr.3565093993 Jul 24 05:21:32 PM PDT 24 Jul 24 05:21:36 PM PDT 24 3877559965 ps
T532 /workspace/coverage/default/34.sysrst_ctrl_smoke.78646303 Jul 24 05:21:16 PM PDT 24 Jul 24 05:21:21 PM PDT 24 2111416459 ps
T533 /workspace/coverage/default/2.sysrst_ctrl_alert_test.4289177036 Jul 24 05:20:13 PM PDT 24 Jul 24 05:20:19 PM PDT 24 2011580323 ps
T534 /workspace/coverage/default/36.sysrst_ctrl_combo_detect.225562865 Jul 24 05:21:20 PM PDT 24 Jul 24 05:27:21 PM PDT 24 148788591646 ps
T535 /workspace/coverage/default/5.sysrst_ctrl_auto_blk_key_output.1337652832 Jul 24 05:20:15 PM PDT 24 Jul 24 05:20:24 PM PDT 24 2997154437 ps
T536 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.1618386205 Jul 24 05:21:47 PM PDT 24 Jul 24 05:21:58 PM PDT 24 3818692335 ps
T537 /workspace/coverage/default/97.sysrst_ctrl_combo_detect_with_pre_cond.1599869035 Jul 24 05:22:08 PM PDT 24 Jul 24 05:23:52 PM PDT 24 94906483468 ps
T421 /workspace/coverage/default/24.sysrst_ctrl_ultra_low_pwr.2626679602 Jul 24 05:20:57 PM PDT 24 Jul 24 05:21:16 PM PDT 24 691591796017 ps
T538 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.2563006248 Jul 24 05:21:12 PM PDT 24 Jul 24 05:21:14 PM PDT 24 5949965009 ps
T539 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.2011874901 Jul 24 05:21:32 PM PDT 24 Jul 24 05:21:37 PM PDT 24 2466951113 ps
T540 /workspace/coverage/default/4.sysrst_ctrl_pin_override_test.3789312392 Jul 24 05:19:59 PM PDT 24 Jul 24 05:20:01 PM PDT 24 2524214740 ps
T110 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.2158582991 Jul 24 05:20:34 PM PDT 24 Jul 24 05:23:49 PM PDT 24 154774487207 ps
T541 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.1547734951 Jul 24 05:21:44 PM PDT 24 Jul 24 05:22:01 PM PDT 24 23862596747 ps
T542 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.4180979949 Jul 24 05:21:06 PM PDT 24 Jul 24 05:21:08 PM PDT 24 2695921363 ps
T543 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.871976557 Jul 24 05:20:02 PM PDT 24 Jul 24 05:20:05 PM PDT 24 2496084827 ps
T256 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.2525955869 Jul 24 05:20:43 PM PDT 24 Jul 24 05:20:48 PM PDT 24 4265771179 ps
T544 /workspace/coverage/default/32.sysrst_ctrl_alert_test.2440108695 Jul 24 05:21:01 PM PDT 24 Jul 24 05:21:08 PM PDT 24 2010958328 ps
T545 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.3092997102 Jul 24 05:20:52 PM PDT 24 Jul 24 05:20:58 PM PDT 24 3300461067 ps
T397 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.1857514028 Jul 24 05:20:38 PM PDT 24 Jul 24 05:22:44 PM PDT 24 52109044708 ps
T546 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.2652632991 Jul 24 05:22:02 PM PDT 24 Jul 24 05:23:33 PM PDT 24 33924540388 ps
T547 /workspace/coverage/default/16.sysrst_ctrl_stress_all.2852342021 Jul 24 05:20:39 PM PDT 24 Jul 24 05:21:03 PM PDT 24 42411173346 ps
T548 /workspace/coverage/default/4.sysrst_ctrl_alert_test.3454029479 Jul 24 05:20:00 PM PDT 24 Jul 24 05:20:02 PM PDT 24 2033968808 ps
T549 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.233662189 Jul 24 05:20:49 PM PDT 24 Jul 24 05:21:38 PM PDT 24 77599476178 ps
T305 /workspace/coverage/default/1.sysrst_ctrl_sec_cm.8371702 Jul 24 05:20:16 PM PDT 24 Jul 24 05:22:06 PM PDT 24 42010909031 ps
T550 /workspace/coverage/default/7.sysrst_ctrl_pin_override_test.232086280 Jul 24 05:20:24 PM PDT 24 Jul 24 05:20:31 PM PDT 24 2508368481 ps
T551 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.322826581 Jul 24 05:20:02 PM PDT 24 Jul 24 05:20:04 PM PDT 24 2633680556 ps
T552 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.2247772459 Jul 24 05:22:08 PM PDT 24 Jul 24 05:24:46 PM PDT 24 59736713472 ps
T553 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.1325842628 Jul 24 05:21:30 PM PDT 24 Jul 24 05:22:27 PM PDT 24 73234347942 ps
T554 /workspace/coverage/default/46.sysrst_ctrl_ec_pwr_on_rst.2715307719 Jul 24 05:21:35 PM PDT 24 Jul 24 05:21:46 PM PDT 24 3872498399 ps
T555 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.3706101554 Jul 24 05:21:24 PM PDT 24 Jul 24 05:21:28 PM PDT 24 2520995329 ps
T556 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.3459954497 Jul 24 05:21:47 PM PDT 24 Jul 24 05:23:30 PM PDT 24 40567977756 ps
T235 /workspace/coverage/default/1.sysrst_ctrl_stress_all_with_rand_reset.4090637667 Jul 24 05:20:13 PM PDT 24 Jul 24 05:22:27 PM PDT 24 57781897400 ps
T338 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.3699897630 Jul 24 05:20:02 PM PDT 24 Jul 24 05:23:15 PM PDT 24 70324017701 ps
T353 /workspace/coverage/default/29.sysrst_ctrl_ultra_low_pwr.2457315537 Jul 24 05:21:02 PM PDT 24 Jul 24 05:21:06 PM PDT 24 3967720004 ps
T354 /workspace/coverage/default/48.sysrst_ctrl_ultra_low_pwr.2557318772 Jul 24 05:21:41 PM PDT 24 Jul 24 05:21:48 PM PDT 24 2680530667 ps
T236 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.965633762 Jul 24 05:21:43 PM PDT 24 Jul 24 05:23:26 PM PDT 24 39256532305 ps
T355 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.1750352747 Jul 24 05:20:13 PM PDT 24 Jul 24 05:20:29 PM PDT 24 24611074680 ps
T356 /workspace/coverage/default/3.sysrst_ctrl_stress_all.1010533124 Jul 24 05:21:21 PM PDT 24 Jul 24 05:22:53 PM PDT 24 70609025365 ps
T357 /workspace/coverage/default/20.sysrst_ctrl_ultra_low_pwr.1045432997 Jul 24 05:20:49 PM PDT 24 Jul 24 05:20:52 PM PDT 24 4911925375 ps
T358 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.590030134 Jul 24 05:21:46 PM PDT 24 Jul 24 05:22:55 PM PDT 24 26078695243 ps
T359 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.185162251 Jul 24 05:20:28 PM PDT 24 Jul 24 05:20:40 PM PDT 24 4057997087 ps
T557 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.1248084459 Jul 24 05:21:52 PM PDT 24 Jul 24 05:22:04 PM PDT 24 4380533810 ps
T380 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.318704644 Jul 24 05:21:31 PM PDT 24 Jul 24 05:27:40 PM PDT 24 160271640204 ps
T558 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.2971834807 Jul 24 05:21:31 PM PDT 24 Jul 24 05:21:40 PM PDT 24 3668028886 ps
T92 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.1125349381 Jul 24 05:21:27 PM PDT 24 Jul 24 05:23:14 PM PDT 24 41236715299 ps
T559 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.1253967565 Jul 24 05:21:34 PM PDT 24 Jul 24 05:21:42 PM PDT 24 6800963983 ps
T560 /workspace/coverage/default/1.sysrst_ctrl_alert_test.2800242720 Jul 24 05:20:08 PM PDT 24 Jul 24 05:20:10 PM PDT 24 2085443118 ps
T561 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.906172376 Jul 24 05:20:59 PM PDT 24 Jul 24 05:21:01 PM PDT 24 2634112183 ps
T416 /workspace/coverage/default/68.sysrst_ctrl_combo_detect_with_pre_cond.2070775234 Jul 24 05:21:49 PM PDT 24 Jul 24 05:22:46 PM PDT 24 24583655073 ps
T562 /workspace/coverage/default/8.sysrst_ctrl_smoke.4018168465 Jul 24 05:20:31 PM PDT 24 Jul 24 05:20:37 PM PDT 24 2109926080 ps
T563 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.108043405 Jul 24 05:21:42 PM PDT 24 Jul 24 05:21:52 PM PDT 24 3620076330 ps
T564 /workspace/coverage/default/0.sysrst_ctrl_ec_pwr_on_rst.2588825891 Jul 24 05:20:05 PM PDT 24 Jul 24 05:20:09 PM PDT 24 4602711138 ps
T565 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.1454142758 Jul 24 05:20:42 PM PDT 24 Jul 24 05:20:48 PM PDT 24 3345903378 ps
T174 /workspace/coverage/default/46.sysrst_ctrl_edge_detect.37759197 Jul 24 05:21:38 PM PDT 24 Jul 24 05:37:57 PM PDT 24 842552127739 ps
T301 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.2368265139 Jul 24 05:21:27 PM PDT 24 Jul 24 05:22:09 PM PDT 24 59540506636 ps
T566 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.989276579 Jul 24 05:20:41 PM PDT 24 Jul 24 05:20:45 PM PDT 24 2518997574 ps
T567 /workspace/coverage/default/0.sysrst_ctrl_stress_all.3647716510 Jul 24 05:19:59 PM PDT 24 Jul 24 05:22:45 PM PDT 24 269557627088 ps
T568 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.3731870887 Jul 24 05:20:38 PM PDT 24 Jul 24 05:20:40 PM PDT 24 2100539925 ps
T569 /workspace/coverage/default/7.sysrst_ctrl_smoke.3105428946 Jul 24 05:20:15 PM PDT 24 Jul 24 05:20:22 PM PDT 24 2111192598 ps
T383 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.3759130112 Jul 24 05:21:18 PM PDT 24 Jul 24 05:23:42 PM PDT 24 117298619051 ps
T570 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.3255644795 Jul 24 05:19:55 PM PDT 24 Jul 24 05:20:23 PM PDT 24 10539977743 ps
T161 /workspace/coverage/default/19.sysrst_ctrl_stress_all.2527157690 Jul 24 05:20:40 PM PDT 24 Jul 24 05:21:02 PM PDT 24 15921189510 ps
T571 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.571894924 Jul 24 05:20:37 PM PDT 24 Jul 24 05:20:42 PM PDT 24 2019370765 ps
T572 /workspace/coverage/default/28.sysrst_ctrl_stress_all.726117598 Jul 24 05:22:00 PM PDT 24 Jul 24 05:22:15 PM PDT 24 9688701648 ps
T573 /workspace/coverage/default/19.sysrst_ctrl_smoke.636820081 Jul 24 05:20:34 PM PDT 24 Jul 24 05:20:40 PM PDT 24 2112087793 ps
T574 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.1535819025 Jul 24 05:21:46 PM PDT 24 Jul 24 05:21:58 PM PDT 24 4551214574 ps
T134 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.2915574950 Jul 24 05:20:28 PM PDT 24 Jul 24 05:20:30 PM PDT 24 3029761156 ps
T575 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.1397550469 Jul 24 05:20:02 PM PDT 24 Jul 24 05:20:09 PM PDT 24 2455110658 ps
T576 /workspace/coverage/default/28.sysrst_ctrl_auto_blk_key_output.4234709576 Jul 24 05:20:55 PM PDT 24 Jul 24 05:21:04 PM PDT 24 3222908650 ps
T577 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.2186932595 Jul 24 05:20:18 PM PDT 24 Jul 24 05:20:23 PM PDT 24 2464777135 ps
T578 /workspace/coverage/default/22.sysrst_ctrl_smoke.68766983 Jul 24 05:20:50 PM PDT 24 Jul 24 05:20:53 PM PDT 24 2124778719 ps
T579 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.1693648816 Jul 24 05:20:47 PM PDT 24 Jul 24 05:20:49 PM PDT 24 2589727519 ps
T580 /workspace/coverage/default/48.sysrst_ctrl_stress_all.1116074858 Jul 24 05:21:41 PM PDT 24 Jul 24 05:21:52 PM PDT 24 15625250855 ps
T225 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.3551635963 Jul 24 05:21:18 PM PDT 24 Jul 24 05:21:26 PM PDT 24 4429424699 ps
T292 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.3194467833 Jul 24 05:21:08 PM PDT 24 Jul 24 05:22:23 PM PDT 24 114988734867 ps
T581 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.977674720 Jul 24 05:21:33 PM PDT 24 Jul 24 05:21:35 PM PDT 24 2483079478 ps
T582 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.2984681907 Jul 24 05:21:12 PM PDT 24 Jul 24 05:21:13 PM PDT 24 2704942842 ps
T583 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.2650178789 Jul 24 05:20:57 PM PDT 24 Jul 24 05:21:38 PM PDT 24 16749317765 ps
T584 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.3856631076 Jul 24 05:20:59 PM PDT 24 Jul 24 05:21:07 PM PDT 24 2513910111 ps
T135 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.3917341608 Jul 24 05:20:47 PM PDT 24 Jul 24 05:20:50 PM PDT 24 4600475241 ps
T585 /workspace/coverage/default/46.sysrst_ctrl_alert_test.580903978 Jul 24 05:21:35 PM PDT 24 Jul 24 05:21:41 PM PDT 24 2008774336 ps
T226 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.2724893779 Jul 24 05:21:34 PM PDT 24 Jul 24 05:21:46 PM PDT 24 4699654146 ps
T238 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.2441525096 Jul 24 05:20:34 PM PDT 24 Jul 24 05:20:38 PM PDT 24 2517022211 ps
T136 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.4241380939 Jul 24 05:21:15 PM PDT 24 Jul 24 05:22:32 PM PDT 24 1622594921445 ps
T239 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.1755971901 Jul 24 05:20:11 PM PDT 24 Jul 24 05:20:27 PM PDT 24 42224462534 ps
T240 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.1348616028 Jul 24 05:21:05 PM PDT 24 Jul 24 05:21:08 PM PDT 24 2637340905 ps
T241 /workspace/coverage/default/15.sysrst_ctrl_smoke.3116279600 Jul 24 05:20:23 PM PDT 24 Jul 24 05:20:25 PM PDT 24 2139006441 ps
T242 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.179023296 Jul 24 05:21:01 PM PDT 24 Jul 24 05:21:34 PM PDT 24 116026461238 ps
T243 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.84980617 Jul 24 05:20:47 PM PDT 24 Jul 24 05:20:51 PM PDT 24 2620447212 ps
T244 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.2284450947 Jul 24 05:21:15 PM PDT 24 Jul 24 05:21:18 PM PDT 24 2092422494 ps
T245 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.1309071711 Jul 24 05:20:25 PM PDT 24 Jul 24 05:20:26 PM PDT 24 3676350855 ps
T586 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.2650211582 Jul 24 05:20:09 PM PDT 24 Jul 24 05:20:14 PM PDT 24 2515741574 ps
T140 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.1887605491 Jul 24 05:20:29 PM PDT 24 Jul 24 05:20:31 PM PDT 24 5645573922 ps
T587 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.421121947 Jul 24 05:21:50 PM PDT 24 Jul 24 05:21:56 PM PDT 24 2191918519 ps
T588 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.1181897577 Jul 24 05:20:21 PM PDT 24 Jul 24 05:30:18 PM PDT 24 232773413999 ps
T170 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.3806342598 Jul 24 05:20:09 PM PDT 24 Jul 24 05:21:25 PM PDT 24 34179359433 ps
T227 /workspace/coverage/default/0.sysrst_ctrl_edge_detect.1359663497 Jul 24 05:19:51 PM PDT 24 Jul 24 05:19:55 PM PDT 24 5356922767 ps
T589 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.1785247206 Jul 24 05:20:46 PM PDT 24 Jul 24 05:20:48 PM PDT 24 2633533477 ps
T590 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.3330978436 Jul 24 05:20:30 PM PDT 24 Jul 24 05:20:33 PM PDT 24 3227629259 ps
T591 /workspace/coverage/default/27.sysrst_ctrl_stress_all.3524621098 Jul 24 05:21:12 PM PDT 24 Jul 24 05:21:41 PM PDT 24 10687378401 ps
T592 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.965803806 Jul 24 05:20:25 PM PDT 24 Jul 24 05:20:29 PM PDT 24 2464154491 ps
T111 /workspace/coverage/default/14.sysrst_ctrl_stress_all_with_rand_reset.3657148026 Jul 24 05:20:30 PM PDT 24 Jul 24 05:23:16 PM PDT 24 66853737339 ps
T593 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.3613779026 Jul 24 05:20:19 PM PDT 24 Jul 24 05:20:22 PM PDT 24 2474286800 ps
T594 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.1822940120 Jul 24 05:21:28 PM PDT 24 Jul 24 05:22:37 PM PDT 24 145254473079 ps
T595 /workspace/coverage/default/16.sysrst_ctrl_smoke.2995223519 Jul 24 05:20:26 PM PDT 24 Jul 24 05:20:29 PM PDT 24 2125974034 ps
T596 /workspace/coverage/default/43.sysrst_ctrl_smoke.3764214040 Jul 24 05:21:33 PM PDT 24 Jul 24 05:21:35 PM PDT 24 2133110909 ps
T597 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.2312962935 Jul 24 05:21:31 PM PDT 24 Jul 24 05:23:24 PM PDT 24 172272538280 ps
T598 /workspace/coverage/default/23.sysrst_ctrl_smoke.1151632797 Jul 24 05:20:53 PM PDT 24 Jul 24 05:20:55 PM PDT 24 2212954585 ps
T599 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.2569136973 Jul 24 05:20:09 PM PDT 24 Jul 24 05:20:17 PM PDT 24 2614316220 ps
T600 /workspace/coverage/default/35.sysrst_ctrl_pin_access_test.2636299817 Jul 24 05:21:25 PM PDT 24 Jul 24 05:21:27 PM PDT 24 2240095305 ps
T293 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.3693989563 Jul 24 05:20:13 PM PDT 24 Jul 24 05:25:37 PM PDT 24 135366423538 ps
T601 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.3471073299 Jul 24 05:21:14 PM PDT 24 Jul 24 05:21:16 PM PDT 24 2154866407 ps
T137 /workspace/coverage/default/3.sysrst_ctrl_ultra_low_pwr.3471075749 Jul 24 05:19:55 PM PDT 24 Jul 24 05:20:38 PM PDT 24 1344098430846 ps
T602 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.3953705608 Jul 24 05:20:40 PM PDT 24 Jul 24 05:20:43 PM PDT 24 2631174113 ps
T603 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.4275564120 Jul 24 05:21:09 PM PDT 24 Jul 24 05:21:11 PM PDT 24 2529672504 ps
T604 /workspace/coverage/default/38.sysrst_ctrl_smoke.4114889592 Jul 24 05:21:27 PM PDT 24 Jul 24 05:21:33 PM PDT 24 2112518755 ps
T112 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.3382769181 Jul 24 05:21:07 PM PDT 24 Jul 24 05:22:08 PM PDT 24 24386392246 ps
T605 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.261214298 Jul 24 05:21:46 PM PDT 24 Jul 24 05:21:53 PM PDT 24 2609746322 ps
T606 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.441168504 Jul 24 05:21:11 PM PDT 24 Jul 24 05:21:14 PM PDT 24 2524335561 ps
T607 /workspace/coverage/default/39.sysrst_ctrl_alert_test.2065357205 Jul 24 05:21:31 PM PDT 24 Jul 24 05:21:34 PM PDT 24 2022513546 ps
T608 /workspace/coverage/default/7.sysrst_ctrl_stress_all.1765249744 Jul 24 05:20:16 PM PDT 24 Jul 24 05:20:27 PM PDT 24 9500206017 ps
T609 /workspace/coverage/default/30.sysrst_ctrl_alert_test.785902322 Jul 24 05:21:02 PM PDT 24 Jul 24 05:21:05 PM PDT 24 2018732233 ps
T610 /workspace/coverage/default/30.sysrst_ctrl_in_out_inverted.487074804 Jul 24 05:20:59 PM PDT 24 Jul 24 05:21:01 PM PDT 24 2481207049 ps
T214 /workspace/coverage/default/11.sysrst_ctrl_stress_all_with_rand_reset.1234818302 Jul 24 05:20:22 PM PDT 24 Jul 24 05:21:10 PM PDT 24 40782435707 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%