Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.12 99.38 96.46 100.00 98.08 98.85 99.71 94.34


Total test records in report: 913
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T260 /workspace/coverage/default/34.sysrst_ctrl_stress_all_with_rand_reset.3225688259 Jul 25 06:00:38 PM PDT 24 Jul 25 06:01:26 PM PDT 24 82730922720 ps
T196 /workspace/coverage/default/3.sysrst_ctrl_stress_all_with_rand_reset.3011951389 Jul 25 05:59:22 PM PDT 24 Jul 25 06:00:36 PM PDT 24 33986666195 ps
T197 /workspace/coverage/default/3.sysrst_ctrl_sec_cm.1986963691 Jul 25 05:59:21 PM PDT 24 Jul 25 06:00:24 PM PDT 24 42013829175 ps
T198 /workspace/coverage/default/43.sysrst_ctrl_stress_all.2873621894 Jul 25 06:01:05 PM PDT 24 Jul 25 06:01:10 PM PDT 24 6681738625 ps
T199 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.1997293129 Jul 25 05:59:43 PM PDT 24 Jul 25 05:59:50 PM PDT 24 4388091595 ps
T83 /workspace/coverage/default/7.sysrst_ctrl_ultra_low_pwr.2778412463 Jul 25 05:59:50 PM PDT 24 Jul 25 05:59:54 PM PDT 24 4746852454 ps
T200 /workspace/coverage/default/3.sysrst_ctrl_ultra_low_pwr.2416141669 Jul 25 05:59:23 PM PDT 24 Jul 25 05:59:27 PM PDT 24 7307682867 ps
T201 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.306722435 Jul 25 06:00:22 PM PDT 24 Jul 25 06:00:26 PM PDT 24 2514946162 ps
T202 /workspace/coverage/default/10.sysrst_ctrl_alert_test.3454974428 Jul 25 05:59:33 PM PDT 24 Jul 25 05:59:38 PM PDT 24 2009811673 ps
T203 /workspace/coverage/default/15.sysrst_ctrl_pin_override_test.1828916746 Jul 25 05:59:43 PM PDT 24 Jul 25 05:59:45 PM PDT 24 2527681880 ps
T204 /workspace/coverage/default/10.sysrst_ctrl_combo_detect.1743717935 Jul 25 05:59:37 PM PDT 24 Jul 25 06:01:15 PM PDT 24 71910274646 ps
T618 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.2880893693 Jul 25 06:00:34 PM PDT 24 Jul 25 06:00:36 PM PDT 24 2212493505 ps
T276 /workspace/coverage/default/39.sysrst_ctrl_stress_all_with_rand_reset.2506087232 Jul 25 06:00:57 PM PDT 24 Jul 25 06:02:12 PM PDT 24 27899085227 ps
T619 /workspace/coverage/default/7.sysrst_ctrl_alert_test.1931210194 Jul 25 05:59:29 PM PDT 24 Jul 25 05:59:32 PM PDT 24 2017500498 ps
T620 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.3128780814 Jul 25 06:01:18 PM PDT 24 Jul 25 06:01:38 PM PDT 24 36311537249 ps
T621 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.391779587 Jul 25 06:00:48 PM PDT 24 Jul 25 06:01:39 PM PDT 24 126751891855 ps
T622 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.752362086 Jul 25 06:01:20 PM PDT 24 Jul 25 06:01:23 PM PDT 24 2475384757 ps
T623 /workspace/coverage/default/19.sysrst_ctrl_ultra_low_pwr.3707389625 Jul 25 05:59:59 PM PDT 24 Jul 25 06:00:06 PM PDT 24 4562571559 ps
T624 /workspace/coverage/default/2.sysrst_ctrl_in_out_inverted.1465605315 Jul 25 05:59:17 PM PDT 24 Jul 25 05:59:24 PM PDT 24 2455459262 ps
T625 /workspace/coverage/default/27.sysrst_ctrl_alert_test.1863928815 Jul 25 06:00:23 PM PDT 24 Jul 25 06:00:27 PM PDT 24 2020409133 ps
T626 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.2806080443 Jul 25 05:59:28 PM PDT 24 Jul 25 05:59:35 PM PDT 24 2450835231 ps
T627 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.564285523 Jul 25 06:01:06 PM PDT 24 Jul 25 06:02:11 PM PDT 24 26580886751 ps
T628 /workspace/coverage/default/27.sysrst_ctrl_edge_detect.3319775708 Jul 25 06:00:21 PM PDT 24 Jul 25 06:00:44 PM PDT 24 179725269159 ps
T629 /workspace/coverage/default/15.sysrst_ctrl_stress_all.2647839318 Jul 25 05:59:38 PM PDT 24 Jul 25 05:59:50 PM PDT 24 15727484613 ps
T630 /workspace/coverage/default/16.sysrst_ctrl_pin_access_test.2804805146 Jul 25 05:59:41 PM PDT 24 Jul 25 05:59:42 PM PDT 24 2085606805 ps
T631 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.2509765450 Jul 25 05:59:22 PM PDT 24 Jul 25 05:59:29 PM PDT 24 2506966286 ps
T632 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.3879781869 Jul 25 05:59:52 PM PDT 24 Jul 25 05:59:55 PM PDT 24 2522976198 ps
T248 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.3242493789 Jul 25 06:00:40 PM PDT 24 Jul 25 06:01:11 PM PDT 24 25091566317 ps
T263 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.2706951687 Jul 25 06:00:27 PM PDT 24 Jul 25 06:00:43 PM PDT 24 44345037367 ps
T633 /workspace/coverage/default/33.sysrst_ctrl_ec_pwr_on_rst.2108013275 Jul 25 06:00:33 PM PDT 24 Jul 25 06:00:35 PM PDT 24 3100576547 ps
T261 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.2278463033 Jul 25 06:01:09 PM PDT 24 Jul 25 06:02:31 PM PDT 24 65059276666 ps
T339 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.3043088014 Jul 25 06:01:14 PM PDT 24 Jul 25 06:02:29 PM PDT 24 61519364502 ps
T634 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.1382652331 Jul 25 05:59:16 PM PDT 24 Jul 25 05:59:17 PM PDT 24 2341039066 ps
T635 /workspace/coverage/default/76.sysrst_ctrl_combo_detect_with_pre_cond.1850280367 Jul 25 06:01:35 PM PDT 24 Jul 25 06:04:40 PM PDT 24 85455933900 ps
T164 /workspace/coverage/default/42.sysrst_ctrl_edge_detect.1626942576 Jul 25 06:01:07 PM PDT 24 Jul 25 06:01:09 PM PDT 24 3595263259 ps
T329 /workspace/coverage/default/73.sysrst_ctrl_combo_detect_with_pre_cond.193419653 Jul 25 06:01:35 PM PDT 24 Jul 25 06:02:17 PM PDT 24 57420815750 ps
T636 /workspace/coverage/default/2.sysrst_ctrl_stress_all.3215159307 Jul 25 05:59:25 PM PDT 24 Jul 25 05:59:30 PM PDT 24 6691482169 ps
T637 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.3279070817 Jul 25 06:01:07 PM PDT 24 Jul 25 06:01:16 PM PDT 24 3534854305 ps
T359 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.2808981819 Jul 25 06:00:50 PM PDT 24 Jul 25 06:06:12 PM PDT 24 124804244596 ps
T638 /workspace/coverage/default/0.sysrst_ctrl_smoke.2229835726 Jul 25 05:59:18 PM PDT 24 Jul 25 05:59:20 PM PDT 24 2130789563 ps
T639 /workspace/coverage/default/6.sysrst_ctrl_smoke.2729527635 Jul 25 05:59:41 PM PDT 24 Jul 25 05:59:42 PM PDT 24 2209087799 ps
T640 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.206506299 Jul 25 06:01:23 PM PDT 24 Jul 25 06:01:24 PM PDT 24 2665806919 ps
T345 /workspace/coverage/default/51.sysrst_ctrl_combo_detect_with_pre_cond.694220040 Jul 25 06:01:35 PM PDT 24 Jul 25 06:03:23 PM PDT 24 74179883574 ps
T641 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.2082878506 Jul 25 05:59:19 PM PDT 24 Jul 25 05:59:21 PM PDT 24 2090600060 ps
T642 /workspace/coverage/default/16.sysrst_ctrl_in_out_inverted.1629743785 Jul 25 05:59:41 PM PDT 24 Jul 25 05:59:43 PM PDT 24 2527799798 ps
T358 /workspace/coverage/default/33.sysrst_ctrl_stress_all_with_rand_reset.2688741723 Jul 25 06:00:31 PM PDT 24 Jul 25 06:01:09 PM PDT 24 24768224438 ps
T643 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.68389630 Jul 25 06:00:15 PM PDT 24 Jul 25 06:00:18 PM PDT 24 2472911835 ps
T644 /workspace/coverage/default/19.sysrst_ctrl_smoke.792674101 Jul 25 06:00:01 PM PDT 24 Jul 25 06:00:07 PM PDT 24 2111048620 ps
T645 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.3705626734 Jul 25 06:01:35 PM PDT 24 Jul 25 06:03:59 PM PDT 24 56578700291 ps
T646 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.1075060037 Jul 25 05:59:30 PM PDT 24 Jul 25 05:59:34 PM PDT 24 3474157196 ps
T647 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.1013123725 Jul 25 06:01:01 PM PDT 24 Jul 25 06:02:20 PM PDT 24 2338823293493 ps
T648 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.3171023265 Jul 25 05:59:19 PM PDT 24 Jul 25 05:59:21 PM PDT 24 2430406323 ps
T649 /workspace/coverage/default/44.sysrst_ctrl_flash_wr_prot_out.1884317432 Jul 25 06:01:08 PM PDT 24 Jul 25 06:01:09 PM PDT 24 2658277284 ps
T650 /workspace/coverage/default/40.sysrst_ctrl_alert_test.592196047 Jul 25 06:00:57 PM PDT 24 Jul 25 06:01:03 PM PDT 24 2010350339 ps
T651 /workspace/coverage/default/6.sysrst_ctrl_pin_access_test.844625638 Jul 25 05:59:29 PM PDT 24 Jul 25 05:59:31 PM PDT 24 2171620297 ps
T652 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3786556829 Jul 25 05:59:20 PM PDT 24 Jul 25 05:59:22 PM PDT 24 2274489342 ps
T653 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.368820897 Jul 25 06:01:20 PM PDT 24 Jul 25 06:01:27 PM PDT 24 2228141877 ps
T654 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.3901504148 Jul 25 06:00:59 PM PDT 24 Jul 25 06:01:01 PM PDT 24 2182746093 ps
T655 /workspace/coverage/default/48.sysrst_ctrl_alert_test.339581884 Jul 25 06:01:24 PM PDT 24 Jul 25 06:01:25 PM PDT 24 2043822538 ps
T656 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.2513233225 Jul 25 05:59:30 PM PDT 24 Jul 25 05:59:36 PM PDT 24 2032114975 ps
T657 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.4028941624 Jul 25 06:00:18 PM PDT 24 Jul 25 06:00:21 PM PDT 24 2623042746 ps
T658 /workspace/coverage/default/68.sysrst_ctrl_combo_detect_with_pre_cond.1760689566 Jul 25 06:01:34 PM PDT 24 Jul 25 06:02:15 PM PDT 24 101476304685 ps
T659 /workspace/coverage/default/33.sysrst_ctrl_smoke.2985354799 Jul 25 06:00:35 PM PDT 24 Jul 25 06:00:37 PM PDT 24 2139448197 ps
T660 /workspace/coverage/default/32.sysrst_ctrl_stress_all.3928447821 Jul 25 06:00:29 PM PDT 24 Jul 25 06:00:46 PM PDT 24 7000088394 ps
T661 /workspace/coverage/default/24.sysrst_ctrl_pin_override_test.476628976 Jul 25 06:00:15 PM PDT 24 Jul 25 06:00:17 PM PDT 24 2535318071 ps
T662 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.2290368831 Jul 25 06:00:23 PM PDT 24 Jul 25 06:00:27 PM PDT 24 2619805014 ps
T663 /workspace/coverage/default/17.sysrst_ctrl_pin_override_test.88624749 Jul 25 05:59:48 PM PDT 24 Jul 25 05:59:55 PM PDT 24 2512967057 ps
T664 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.1423778768 Jul 25 05:59:34 PM PDT 24 Jul 25 05:59:35 PM PDT 24 2583647899 ps
T665 /workspace/coverage/default/31.sysrst_ctrl_stress_all_with_rand_reset.2517515688 Jul 25 06:00:43 PM PDT 24 Jul 25 06:02:56 PM PDT 24 100985298471 ps
T666 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.4060449671 Jul 25 06:00:13 PM PDT 24 Jul 25 06:00:49 PM PDT 24 128348819781 ps
T667 /workspace/coverage/default/24.sysrst_ctrl_in_out_inverted.1057826762 Jul 25 06:00:14 PM PDT 24 Jul 25 06:00:18 PM PDT 24 2460627085 ps
T668 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.2185955777 Jul 25 06:01:05 PM PDT 24 Jul 25 06:01:25 PM PDT 24 55040483779 ps
T669 /workspace/coverage/default/39.sysrst_ctrl_smoke.3752450896 Jul 25 06:00:59 PM PDT 24 Jul 25 06:01:00 PM PDT 24 2130970444 ps
T326 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.1574664650 Jul 25 06:00:34 PM PDT 24 Jul 25 06:02:27 PM PDT 24 178029446784 ps
T670 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.865255938 Jul 25 05:59:19 PM PDT 24 Jul 25 05:59:24 PM PDT 24 2218598357 ps
T671 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.2972313493 Jul 25 06:01:17 PM PDT 24 Jul 25 06:01:19 PM PDT 24 2732844832 ps
T672 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.581869833 Jul 25 05:59:30 PM PDT 24 Jul 25 05:59:32 PM PDT 24 2634549899 ps
T673 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.305351480 Jul 25 06:00:55 PM PDT 24 Jul 25 06:01:00 PM PDT 24 2620273978 ps
T674 /workspace/coverage/default/21.sysrst_ctrl_ultra_low_pwr.3228334750 Jul 25 06:00:04 PM PDT 24 Jul 25 06:00:11 PM PDT 24 6914154694 ps
T675 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.1363072843 Jul 25 06:00:51 PM PDT 24 Jul 25 06:00:58 PM PDT 24 2508349603 ps
T676 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.3710998518 Jul 25 06:00:03 PM PDT 24 Jul 25 06:00:12 PM PDT 24 3467855345 ps
T677 /workspace/coverage/default/2.sysrst_ctrl_alert_test.2940924073 Jul 25 05:59:22 PM PDT 24 Jul 25 05:59:24 PM PDT 24 2031369449 ps
T678 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.1505753280 Jul 25 06:00:20 PM PDT 24 Jul 25 06:00:23 PM PDT 24 3695277286 ps
T679 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.45273076 Jul 25 05:59:20 PM PDT 24 Jul 25 05:59:22 PM PDT 24 2661369390 ps
T680 /workspace/coverage/default/4.sysrst_ctrl_alert_test.1662164757 Jul 25 05:59:30 PM PDT 24 Jul 25 05:59:33 PM PDT 24 2020108420 ps
T76 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.3708307205 Jul 25 06:01:35 PM PDT 24 Jul 25 06:03:40 PM PDT 24 49748121003 ps
T135 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.131815107 Jul 25 05:59:34 PM PDT 24 Jul 25 05:59:36 PM PDT 24 2744970393 ps
T139 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.1235343122 Jul 25 05:59:40 PM PDT 24 Jul 25 06:05:01 PM PDT 24 121464229664 ps
T140 /workspace/coverage/default/30.sysrst_ctrl_stress_all_with_rand_reset.1345057308 Jul 25 06:00:24 PM PDT 24 Jul 25 06:01:37 PM PDT 24 30756451601 ps
T141 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.3270456808 Jul 25 06:01:08 PM PDT 24 Jul 25 06:01:12 PM PDT 24 2616718767 ps
T142 /workspace/coverage/default/1.sysrst_ctrl_smoke.2413032359 Jul 25 05:59:13 PM PDT 24 Jul 25 05:59:15 PM PDT 24 2134640501 ps
T143 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.763282523 Jul 25 06:00:21 PM PDT 24 Jul 25 06:00:26 PM PDT 24 3331605274 ps
T144 /workspace/coverage/default/31.sysrst_ctrl_combo_detect_with_pre_cond.2999622254 Jul 25 06:00:24 PM PDT 24 Jul 25 06:01:25 PM PDT 24 100237982406 ps
T145 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.2239536205 Jul 25 06:01:08 PM PDT 24 Jul 25 06:03:29 PM PDT 24 118917485003 ps
T146 /workspace/coverage/default/36.sysrst_ctrl_ultra_low_pwr.2727556085 Jul 25 06:00:47 PM PDT 24 Jul 25 06:00:52 PM PDT 24 8637390056 ps
T147 /workspace/coverage/default/46.sysrst_ctrl_combo_detect.3685372374 Jul 25 06:01:18 PM PDT 24 Jul 25 06:02:21 PM PDT 24 103259089281 ps
T681 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.2409192007 Jul 25 06:00:33 PM PDT 24 Jul 25 06:00:37 PM PDT 24 4083873049 ps
T114 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.1113568631 Jul 25 06:00:03 PM PDT 24 Jul 25 06:00:32 PM PDT 24 3144272697690 ps
T682 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.3088923021 Jul 25 06:01:00 PM PDT 24 Jul 25 06:01:10 PM PDT 24 3562672041 ps
T683 /workspace/coverage/default/4.sysrst_ctrl_pin_override_test.3551619072 Jul 25 05:59:22 PM PDT 24 Jul 25 05:59:29 PM PDT 24 2508645441 ps
T183 /workspace/coverage/default/6.sysrst_ctrl_stress_all.87251527 Jul 25 05:59:30 PM PDT 24 Jul 25 06:06:07 PM PDT 24 1301529396223 ps
T129 /workspace/coverage/default/0.sysrst_ctrl_stress_all.1057591642 Jul 25 05:59:14 PM PDT 24 Jul 25 05:59:22 PM PDT 24 10485846432 ps
T301 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.3377192131 Jul 25 06:00:09 PM PDT 24 Jul 25 06:01:27 PM PDT 24 384635117913 ps
T684 /workspace/coverage/default/23.sysrst_ctrl_combo_detect_with_pre_cond.3678600724 Jul 25 06:00:08 PM PDT 24 Jul 25 06:01:56 PM PDT 24 85518331697 ps
T685 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.3758915746 Jul 25 05:59:48 PM PDT 24 Jul 25 05:59:50 PM PDT 24 3592601379 ps
T342 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.3210805508 Jul 25 05:59:32 PM PDT 24 Jul 25 06:02:55 PM PDT 24 164537006833 ps
T686 /workspace/coverage/default/14.sysrst_ctrl_pin_access_test.1122555365 Jul 25 05:59:42 PM PDT 24 Jul 25 05:59:44 PM PDT 24 2120698367 ps
T687 /workspace/coverage/default/25.sysrst_ctrl_pin_override_test.1739255036 Jul 25 06:00:15 PM PDT 24 Jul 25 06:00:17 PM PDT 24 2562644930 ps
T688 /workspace/coverage/default/32.sysrst_ctrl_ultra_low_pwr.506841294 Jul 25 06:00:26 PM PDT 24 Jul 25 06:00:30 PM PDT 24 4561535797 ps
T689 /workspace/coverage/default/40.sysrst_ctrl_edge_detect.402608557 Jul 25 06:00:55 PM PDT 24 Jul 25 06:00:56 PM PDT 24 2984840082 ps
T690 /workspace/coverage/default/49.sysrst_ctrl_edge_detect.2876358581 Jul 25 06:01:24 PM PDT 24 Jul 25 06:01:25 PM PDT 24 2936974324 ps
T691 /workspace/coverage/default/35.sysrst_ctrl_alert_test.349639550 Jul 25 06:00:48 PM PDT 24 Jul 25 06:00:50 PM PDT 24 2028490490 ps
T692 /workspace/coverage/default/29.sysrst_ctrl_combo_detect_with_pre_cond.3731632594 Jul 25 06:00:26 PM PDT 24 Jul 25 06:04:50 PM PDT 24 101946239075 ps
T693 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.978871866 Jul 25 06:00:08 PM PDT 24 Jul 25 06:00:11 PM PDT 24 2754199103 ps
T694 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.978037166 Jul 25 06:01:34 PM PDT 24 Jul 25 06:03:33 PM PDT 24 47807770819 ps
T695 /workspace/coverage/default/44.sysrst_ctrl_smoke.3174572844 Jul 25 06:01:07 PM PDT 24 Jul 25 06:01:13 PM PDT 24 2111739874 ps
T696 /workspace/coverage/default/11.sysrst_ctrl_pin_access_test.2252984561 Jul 25 05:59:33 PM PDT 24 Jul 25 05:59:35 PM PDT 24 2110390032 ps
T247 /workspace/coverage/default/91.sysrst_ctrl_combo_detect_with_pre_cond.3542911888 Jul 25 06:01:47 PM PDT 24 Jul 25 06:04:00 PM PDT 24 47977810121 ps
T697 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.4063477765 Jul 25 06:00:48 PM PDT 24 Jul 25 06:00:51 PM PDT 24 2537521862 ps
T698 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.51871092 Jul 25 05:59:18 PM PDT 24 Jul 25 06:02:12 PM PDT 24 136403988339 ps
T699 /workspace/coverage/default/6.sysrst_ctrl_ultra_low_pwr.2514078988 Jul 25 05:59:29 PM PDT 24 Jul 25 05:59:34 PM PDT 24 10853813614 ps
T700 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.2815254139 Jul 25 05:59:30 PM PDT 24 Jul 25 05:59:33 PM PDT 24 2637067471 ps
T701 /workspace/coverage/default/5.sysrst_ctrl_ultra_low_pwr.3137860193 Jul 25 05:59:32 PM PDT 24 Jul 25 05:59:38 PM PDT 24 4806462875 ps
T702 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.3964501467 Jul 25 05:59:30 PM PDT 24 Jul 25 05:59:58 PM PDT 24 83866687106 ps
T115 /workspace/coverage/default/28.sysrst_ctrl_ultra_low_pwr.37373299 Jul 25 06:00:25 PM PDT 24 Jul 25 06:02:24 PM PDT 24 1598337661309 ps
T703 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.2607400817 Jul 25 06:00:48 PM PDT 24 Jul 25 06:07:53 PM PDT 24 155942303823 ps
T704 /workspace/coverage/default/24.sysrst_ctrl_combo_detect_with_pre_cond.1215866616 Jul 25 06:00:15 PM PDT 24 Jul 25 06:03:55 PM PDT 24 97462805503 ps
T705 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.3171050357 Jul 25 05:59:42 PM PDT 24 Jul 25 05:59:44 PM PDT 24 2522455073 ps
T706 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.2212639304 Jul 25 06:00:55 PM PDT 24 Jul 25 06:01:02 PM PDT 24 2614587408 ps
T707 /workspace/coverage/default/20.sysrst_ctrl_stress_all.1795754630 Jul 25 06:00:01 PM PDT 24 Jul 25 06:00:04 PM PDT 24 8880740963 ps
T708 /workspace/coverage/default/46.sysrst_ctrl_in_out_inverted.4260112856 Jul 25 06:01:06 PM PDT 24 Jul 25 06:01:13 PM PDT 24 2478506288 ps
T74 /workspace/coverage/default/0.sysrst_ctrl_feature_disable.943172708 Jul 25 05:59:15 PM PDT 24 Jul 25 06:00:06 PM PDT 24 37878770663 ps
T709 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.431722166 Jul 25 05:59:35 PM PDT 24 Jul 25 05:59:37 PM PDT 24 2100878041 ps
T710 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.4213214151 Jul 25 05:59:18 PM PDT 24 Jul 25 05:59:22 PM PDT 24 4628395652 ps
T349 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.3269002283 Jul 25 05:59:27 PM PDT 24 Jul 25 06:00:40 PM PDT 24 55634841023 ps
T711 /workspace/coverage/default/37.sysrst_ctrl_in_out_inverted.4127292397 Jul 25 06:00:48 PM PDT 24 Jul 25 06:00:53 PM PDT 24 2471740835 ps
T712 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.1747013324 Jul 25 06:00:26 PM PDT 24 Jul 25 06:01:41 PM PDT 24 28079839595 ps
T713 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.452131878 Jul 25 06:00:22 PM PDT 24 Jul 25 06:00:26 PM PDT 24 2521615655 ps
T714 /workspace/coverage/default/38.sysrst_ctrl_in_out_inverted.2628717415 Jul 25 06:00:56 PM PDT 24 Jul 25 06:01:03 PM PDT 24 2455309954 ps
T715 /workspace/coverage/default/17.sysrst_ctrl_stress_all.775142135 Jul 25 05:59:52 PM PDT 24 Jul 25 06:00:16 PM PDT 24 463775412272 ps
T716 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.1463487676 Jul 25 06:00:20 PM PDT 24 Jul 25 06:01:26 PM PDT 24 96165343433 ps
T717 /workspace/coverage/default/25.sysrst_ctrl_ec_pwr_on_rst.2407341734 Jul 25 06:00:14 PM PDT 24 Jul 25 06:00:17 PM PDT 24 2793966824 ps
T350 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.4166645728 Jul 25 05:59:31 PM PDT 24 Jul 25 05:59:44 PM PDT 24 64832931292 ps
T718 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.4225300549 Jul 25 06:01:23 PM PDT 24 Jul 25 06:01:25 PM PDT 24 2517738044 ps
T340 /workspace/coverage/default/67.sysrst_ctrl_combo_detect_with_pre_cond.3585698771 Jul 25 06:01:38 PM PDT 24 Jul 25 06:01:55 PM PDT 24 117495213282 ps
T719 /workspace/coverage/default/21.sysrst_ctrl_flash_wr_prot_out.4020544441 Jul 25 06:00:09 PM PDT 24 Jul 25 06:00:11 PM PDT 24 2621909867 ps
T720 /workspace/coverage/default/36.sysrst_ctrl_edge_detect.2891872751 Jul 25 06:00:47 PM PDT 24 Jul 25 06:00:49 PM PDT 24 4940032399 ps
T721 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.45729011 Jul 25 06:01:25 PM PDT 24 Jul 25 06:01:27 PM PDT 24 5682554147 ps
T722 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.4101033756 Jul 25 06:00:26 PM PDT 24 Jul 25 06:00:33 PM PDT 24 2716404455 ps
T723 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.3188872273 Jul 25 05:59:39 PM PDT 24 Jul 25 05:59:48 PM PDT 24 2871308344 ps
T360 /workspace/coverage/default/26.sysrst_ctrl_combo_detect_with_pre_cond.752149591 Jul 25 06:00:15 PM PDT 24 Jul 25 06:02:20 PM PDT 24 48783967623 ps
T724 /workspace/coverage/default/17.sysrst_ctrl_smoke.3614066126 Jul 25 05:59:46 PM PDT 24 Jul 25 05:59:53 PM PDT 24 2107883473 ps
T184 /workspace/coverage/default/14.sysrst_ctrl_stress_all_with_rand_reset.1413306950 Jul 25 05:59:41 PM PDT 24 Jul 25 06:01:11 PM PDT 24 92727329375 ps
T725 /workspace/coverage/default/1.sysrst_ctrl_pin_override_test.1500838811 Jul 25 05:59:18 PM PDT 24 Jul 25 05:59:21 PM PDT 24 2524747952 ps
T726 /workspace/coverage/default/31.sysrst_ctrl_smoke.453313627 Jul 25 06:00:26 PM PDT 24 Jul 25 06:00:30 PM PDT 24 2119521010 ps
T331 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.813161884 Jul 25 06:01:36 PM PDT 24 Jul 25 06:03:20 PM PDT 24 76329292750 ps
T727 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.2200711750 Jul 25 06:00:07 PM PDT 24 Jul 25 06:00:10 PM PDT 24 3095773099 ps
T728 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.77688199 Jul 25 06:00:20 PM PDT 24 Jul 25 06:01:35 PM PDT 24 88871362755 ps
T185 /workspace/coverage/default/31.sysrst_ctrl_edge_detect.1923215557 Jul 25 06:00:28 PM PDT 24 Jul 25 06:00:30 PM PDT 24 3506306239 ps
T729 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.4269972094 Jul 25 05:59:24 PM PDT 24 Jul 25 05:59:26 PM PDT 24 3559614099 ps
T730 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.4206700898 Jul 25 05:59:31 PM PDT 24 Jul 25 06:01:09 PM PDT 24 71442614505 ps
T731 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.1505702696 Jul 25 06:00:06 PM PDT 24 Jul 25 06:00:09 PM PDT 24 2127546785 ps
T732 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.3517932775 Jul 25 06:00:03 PM PDT 24 Jul 25 06:00:10 PM PDT 24 3167201014 ps
T332 /workspace/coverage/default/75.sysrst_ctrl_combo_detect_with_pre_cond.3288389978 Jul 25 06:01:34 PM PDT 24 Jul 25 06:05:33 PM PDT 24 200886825374 ps
T348 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_with_pre_cond.2081086265 Jul 25 05:59:15 PM PDT 24 Jul 25 06:03:24 PM PDT 24 183869155976 ps
T733 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.2988443158 Jul 25 06:01:40 PM PDT 24 Jul 25 06:04:11 PM PDT 24 58154019194 ps
T734 /workspace/coverage/default/35.sysrst_ctrl_pin_access_test.2562354917 Jul 25 06:00:47 PM PDT 24 Jul 25 06:00:48 PM PDT 24 2235862274 ps
T116 /workspace/coverage/default/16.sysrst_ctrl_ultra_low_pwr.1760055596 Jul 25 05:59:47 PM PDT 24 Jul 25 05:59:52 PM PDT 24 8046770691 ps
T735 /workspace/coverage/default/9.sysrst_ctrl_alert_test.3998145833 Jul 25 05:59:35 PM PDT 24 Jul 25 05:59:40 PM PDT 24 2013931710 ps
T736 /workspace/coverage/default/44.sysrst_ctrl_ultra_low_pwr.350008622 Jul 25 06:01:10 PM PDT 24 Jul 25 06:01:12 PM PDT 24 4874620221 ps
T737 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.3009538744 Jul 25 05:59:32 PM PDT 24 Jul 25 05:59:36 PM PDT 24 2464493553 ps
T738 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.2899967038 Jul 25 06:00:06 PM PDT 24 Jul 25 06:00:11 PM PDT 24 2516403056 ps
T739 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.426318798 Jul 25 06:00:09 PM PDT 24 Jul 25 06:00:12 PM PDT 24 9230316480 ps
T740 /workspace/coverage/default/25.sysrst_ctrl_edge_detect.946668794 Jul 25 06:00:17 PM PDT 24 Jul 25 06:00:27 PM PDT 24 5397455559 ps
T741 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.1020574415 Jul 25 06:00:56 PM PDT 24 Jul 25 06:01:04 PM PDT 24 2513419276 ps
T742 /workspace/coverage/default/36.sysrst_ctrl_ec_pwr_on_rst.1075418043 Jul 25 06:00:47 PM PDT 24 Jul 25 06:00:49 PM PDT 24 3224974746 ps
T743 /workspace/coverage/default/12.sysrst_ctrl_smoke.3165610822 Jul 25 05:59:33 PM PDT 24 Jul 25 05:59:36 PM PDT 24 2116069931 ps
T325 /workspace/coverage/default/86.sysrst_ctrl_combo_detect_with_pre_cond.1883125417 Jul 25 06:01:50 PM PDT 24 Jul 25 06:04:11 PM PDT 24 105729975954 ps
T744 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.3612823268 Jul 25 05:59:39 PM PDT 24 Jul 25 05:59:43 PM PDT 24 2615964851 ps
T745 /workspace/coverage/default/31.sysrst_ctrl_pin_access_test.2854139316 Jul 25 06:00:33 PM PDT 24 Jul 25 06:00:34 PM PDT 24 2313796488 ps
T174 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.1397529144 Jul 25 05:59:59 PM PDT 24 Jul 25 06:00:11 PM PDT 24 5174414160 ps
T343 /workspace/coverage/default/38.sysrst_ctrl_combo_detect_with_pre_cond.1842899070 Jul 25 06:00:59 PM PDT 24 Jul 25 06:01:33 PM PDT 24 54409469213 ps
T212 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.1703782305 Jul 25 06:00:25 PM PDT 24 Jul 25 06:02:15 PM PDT 24 111655672420 ps
T216 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.2250025625 Jul 25 05:59:21 PM PDT 24 Jul 25 05:59:24 PM PDT 24 2633508990 ps
T217 /workspace/coverage/default/42.sysrst_ctrl_in_out_inverted.2337799242 Jul 25 06:01:07 PM PDT 24 Jul 25 06:01:09 PM PDT 24 2487742209 ps
T218 /workspace/coverage/default/19.sysrst_ctrl_pin_override_test.3062605897 Jul 25 06:00:00 PM PDT 24 Jul 25 06:00:04 PM PDT 24 2516741354 ps
T219 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.1676254921 Jul 25 05:59:35 PM PDT 24 Jul 25 06:00:35 PM PDT 24 45685091782 ps
T220 /workspace/coverage/default/7.sysrst_ctrl_stress_all.2830843375 Jul 25 05:59:30 PM PDT 24 Jul 25 06:00:53 PM PDT 24 145026023182 ps
T221 /workspace/coverage/default/43.sysrst_ctrl_alert_test.132890456 Jul 25 06:01:08 PM PDT 24 Jul 25 06:01:09 PM PDT 24 2041122059 ps
T222 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.1723295089 Jul 25 06:00:27 PM PDT 24 Jul 25 06:00:31 PM PDT 24 2620431392 ps
T223 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.3245270146 Jul 25 06:01:24 PM PDT 24 Jul 25 06:01:31 PM PDT 24 2508637946 ps
T224 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.674998454 Jul 25 05:59:23 PM PDT 24 Jul 25 06:03:49 PM PDT 24 104486243893 ps
T746 /workspace/coverage/default/34.sysrst_ctrl_alert_test.3696746738 Jul 25 06:01:04 PM PDT 24 Jul 25 06:01:06 PM PDT 24 2022247563 ps
T747 /workspace/coverage/default/34.sysrst_ctrl_smoke.844025684 Jul 25 06:00:37 PM PDT 24 Jul 25 06:00:39 PM PDT 24 2121637942 ps
T748 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.2385622851 Jul 25 06:00:06 PM PDT 24 Jul 25 06:00:16 PM PDT 24 3600750903 ps
T749 /workspace/coverage/default/30.sysrst_ctrl_pin_access_test.2626451242 Jul 25 06:00:23 PM PDT 24 Jul 25 06:00:27 PM PDT 24 2103163339 ps
T225 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.3835399445 Jul 25 06:01:17 PM PDT 24 Jul 25 06:01:51 PM PDT 24 25794306081 ps
T750 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.3835977484 Jul 25 05:59:55 PM PDT 24 Jul 25 05:59:59 PM PDT 24 2616857006 ps
T751 /workspace/coverage/default/14.sysrst_ctrl_stress_all.113541558 Jul 25 05:59:41 PM PDT 24 Jul 25 05:59:50 PM PDT 24 13586871438 ps
T752 /workspace/coverage/default/44.sysrst_ctrl_pin_override_test.3712490996 Jul 25 06:01:08 PM PDT 24 Jul 25 06:01:10 PM PDT 24 2534948861 ps
T753 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.3616279106 Jul 25 06:00:28 PM PDT 24 Jul 25 06:00:36 PM PDT 24 2471172145 ps
T754 /workspace/coverage/default/23.sysrst_ctrl_smoke.2501114100 Jul 25 06:00:06 PM PDT 24 Jul 25 06:00:09 PM PDT 24 2129324810 ps
T755 /workspace/coverage/default/43.sysrst_ctrl_combo_detect.912532889 Jul 25 06:01:07 PM PDT 24 Jul 25 06:03:32 PM PDT 24 105737046206 ps
T756 /workspace/coverage/default/9.sysrst_ctrl_pin_override_test.1724154383 Jul 25 05:59:32 PM PDT 24 Jul 25 05:59:34 PM PDT 24 2529259043 ps
T757 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.1829713146 Jul 25 06:00:00 PM PDT 24 Jul 25 06:00:11 PM PDT 24 3602575822 ps
T758 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.4195934282 Jul 25 06:00:43 PM PDT 24 Jul 25 06:00:44 PM PDT 24 2602312314 ps
T759 /workspace/coverage/default/41.sysrst_ctrl_flash_wr_prot_out.1332915633 Jul 25 06:00:59 PM PDT 24 Jul 25 06:01:06 PM PDT 24 2613204977 ps
T760 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.233636530 Jul 25 06:00:16 PM PDT 24 Jul 25 06:00:19 PM PDT 24 2625863503 ps
T761 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.2650236092 Jul 25 05:59:28 PM PDT 24 Jul 25 05:59:33 PM PDT 24 2046631847 ps
T762 /workspace/coverage/default/2.sysrst_ctrl_ec_pwr_on_rst.2696387944 Jul 25 05:59:17 PM PDT 24 Jul 25 05:59:20 PM PDT 24 3559685862 ps
T763 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.29953871 Jul 25 05:59:53 PM PDT 24 Jul 25 05:59:59 PM PDT 24 2190730549 ps
T764 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.525342278 Jul 25 06:00:25 PM PDT 24 Jul 25 06:00:27 PM PDT 24 2627459803 ps
T765 /workspace/coverage/default/23.sysrst_ctrl_auto_blk_key_output.496772456 Jul 25 06:00:15 PM PDT 24 Jul 25 06:00:21 PM PDT 24 3163308674 ps
T766 /workspace/coverage/default/22.sysrst_ctrl_combo_detect_with_pre_cond.2451004436 Jul 25 06:00:08 PM PDT 24 Jul 25 06:01:39 PM PDT 24 68145048618 ps
T767 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.2107063930 Jul 25 06:00:26 PM PDT 24 Jul 25 06:00:33 PM PDT 24 2221698021 ps
T768 /workspace/coverage/default/17.sysrst_ctrl_edge_detect.1686364176 Jul 25 06:00:01 PM PDT 24 Jul 25 06:00:03 PM PDT 24 2383218696 ps
T769 /workspace/coverage/default/45.sysrst_ctrl_smoke.2144504572 Jul 25 06:01:11 PM PDT 24 Jul 25 06:01:17 PM PDT 24 2112511712 ps
T770 /workspace/coverage/default/11.sysrst_ctrl_in_out_inverted.2518114157 Jul 25 05:59:34 PM PDT 24 Jul 25 05:59:40 PM PDT 24 2486404256 ps
T175 /workspace/coverage/default/30.sysrst_ctrl_edge_detect.3687598500 Jul 25 06:00:22 PM PDT 24 Jul 25 06:00:26 PM PDT 24 3784355514 ps
T771 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.2029167141 Jul 25 06:00:00 PM PDT 24 Jul 25 06:00:06 PM PDT 24 2128207579 ps
T772 /workspace/coverage/default/20.sysrst_ctrl_smoke.3301373378 Jul 25 06:00:01 PM PDT 24 Jul 25 06:00:10 PM PDT 24 2122687288 ps
T773 /workspace/coverage/default/41.sysrst_ctrl_stress_all_with_rand_reset.2178315069 Jul 25 06:01:06 PM PDT 24 Jul 25 06:02:33 PM PDT 24 65352723090 ps
T774 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.4120694642 Jul 25 05:59:46 PM PDT 24 Jul 25 05:59:48 PM PDT 24 5530856649 ps
T186 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.2919222571 Jul 25 05:59:41 PM PDT 24 Jul 25 05:59:51 PM PDT 24 6155897809 ps
T154 /workspace/coverage/default/24.sysrst_ctrl_stress_all.1146520250 Jul 25 06:00:14 PM PDT 24 Jul 25 06:00:38 PM PDT 24 17241725320 ps
T775 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.1092770132 Jul 25 06:01:18 PM PDT 24 Jul 25 06:01:25 PM PDT 24 4917519759 ps
T776 /workspace/coverage/default/9.sysrst_ctrl_edge_detect.2047266220 Jul 25 05:59:32 PM PDT 24 Jul 25 05:59:45 PM PDT 24 4559258168 ps
T777 /workspace/coverage/default/0.sysrst_ctrl_alert_test.3803308992 Jul 25 05:59:14 PM PDT 24 Jul 25 05:59:17 PM PDT 24 2019917716 ps
T778 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.821386809 Jul 25 06:00:15 PM PDT 24 Jul 25 06:01:48 PM PDT 24 36589729811 ps
T779 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.2045805451 Jul 25 06:00:07 PM PDT 24 Jul 25 06:01:04 PM PDT 24 81109926965 ps
T780 /workspace/coverage/default/7.sysrst_ctrl_smoke.546099787 Jul 25 05:59:24 PM PDT 24 Jul 25 05:59:30 PM PDT 24 2112516850 ps
T781 /workspace/coverage/default/30.sysrst_ctrl_ultra_low_pwr.3396599502 Jul 25 06:00:27 PM PDT 24 Jul 25 06:00:29 PM PDT 24 3098625563 ps
T782 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.4286994928 Jul 25 06:00:22 PM PDT 24 Jul 25 06:01:52 PM PDT 24 34738006988 ps
T783 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.923938980 Jul 25 06:01:12 PM PDT 24 Jul 25 06:01:40 PM PDT 24 103808639453 ps
T784 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.423837225 Jul 25 06:01:05 PM PDT 24 Jul 25 06:01:14 PM PDT 24 3262767957 ps
T785 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.595568970 Jul 25 06:01:37 PM PDT 24 Jul 25 06:02:03 PM PDT 24 69833313568 ps
T786 /workspace/coverage/default/30.sysrst_ctrl_ec_pwr_on_rst.2373580651 Jul 25 06:00:24 PM PDT 24 Jul 25 06:00:35 PM PDT 24 3759092395 ps
T226 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.4012553601 Jul 25 06:01:12 PM PDT 24 Jul 25 06:01:20 PM PDT 24 5003145735 ps
T300 /workspace/coverage/default/4.sysrst_ctrl_stress_all_with_rand_reset.2022239309 Jul 25 05:59:33 PM PDT 24 Jul 25 06:01:43 PM PDT 24 53107717199 ps
T285 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.4101197126 Jul 25 05:59:13 PM PDT 24 Jul 25 05:59:41 PM PDT 24 42142250820 ps
T787 /workspace/coverage/default/37.sysrst_ctrl_stress_all.399706663 Jul 25 06:00:55 PM PDT 24 Jul 25 06:01:31 PM PDT 24 15191407222 ps
T788 /workspace/coverage/default/23.sysrst_ctrl_combo_detect.276872163 Jul 25 06:00:07 PM PDT 24 Jul 25 06:01:48 PM PDT 24 148665384693 ps
T789 /workspace/coverage/default/28.sysrst_ctrl_alert_test.3605491374 Jul 25 06:00:19 PM PDT 24 Jul 25 06:00:21 PM PDT 24 2136340505 ps
T790 /workspace/coverage/default/3.sysrst_ctrl_pin_access_test.4094421412 Jul 25 05:59:20 PM PDT 24 Jul 25 05:59:22 PM PDT 24 2264325969 ps
T791 /workspace/coverage/default/38.sysrst_ctrl_ultra_low_pwr.3161523734 Jul 25 06:00:57 PM PDT 24 Jul 25 06:00:59 PM PDT 24 3289507202 ps
T792 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.3521846128 Jul 25 05:59:23 PM PDT 24 Jul 25 05:59:26 PM PDT 24 2274038366 ps
T793 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.960401945 Jul 25 05:59:15 PM PDT 24 Jul 25 05:59:21 PM PDT 24 2307670497 ps
T794 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.1258234044 Jul 25 06:00:43 PM PDT 24 Jul 25 06:00:45 PM PDT 24 2529130784 ps
T27 /workspace/coverage/cover_reg_top/2.sysrst_ctrl_csr_mem_rw_with_rand_reset.2594146217 Jul 25 06:26:13 PM PDT 24 Jul 25 06:26:15 PM PDT 24 2098660880 ps
T795 /workspace/coverage/cover_reg_top/25.sysrst_ctrl_intr_test.2774347207 Jul 25 06:26:42 PM PDT 24 Jul 25 06:26:48 PM PDT 24 2011073767 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%