Unified Coverage Report :: Group :: uart_env_pkg::uart_env_cov::rx_timeout_cg

Group : uart_env_pkg::uart_env_cov::rx_timeout_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_uart_env_0.1/uart_env_cov.sv

---

Summary for Group uart_env_pkg::uart_env_cov::rx_timeout_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	3	0	3	100.00

Variables for Group uart_env_pkg::uart_env_cov::rx_timeout_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_timeout	3	0	3	100.00	100	1	1	0

Summary for Variable cp_timeout

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	3	0	3	100.00

User Defined Bins for cp_timeout

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
large_timeout	732	1			T12	12		T17	3		T16	4
medium_timeout	558	1			T15	2		T130	3		T300	6
small_timeout	450	1			T4	6		T7	2		T36	3