Group : uart_env_pkg::uart_env_cov::tx_watermark_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : uart_env_pkg::uart_env_cov::tx_watermark_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_uart_env_0.1/uart_env_cov.sv



Summary for Group uart_env_pkg::uart_env_cov::tx_watermark_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 7 0 7 100.00


Variables for Group uart_env_pkg::uart_env_cov::tx_watermark_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_watermark_lvl 7 0 7 100.00 100 1 1 0


Summary for Variable cp_watermark_lvl

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 0 7 100.00


User Defined Bins for cp_watermark_lvl

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_levels[0] 1247 1 T3 7 T4 1 T8 2
all_levels[1] 601 1 T7 4 T8 2 T50 3
all_levels[2] 543 1 T1 2 T2 3 T9 1
all_levels[3] 549 1 T1 3 T4 4 T6 1
all_levels[4] 582 1 T3 1 T4 2 T14 2
all_levels[5] 491 1 T36 3 T11 1 T13 3
all_levels[6] 508 1 T10 2 T14 1 T106 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%