Group : uart_env_pkg::uart_env_cov::rx_watermark_cg
Summary for Group uart_env_pkg::uart_env_cov::rx_watermark_cg
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Variables |
8 |
0 |
8 |
100.00 |
Variables for Group uart_env_pkg::uart_env_cov::rx_watermark_cg
VARIABLE | EXPECTED | UNCOVERED | COVERED | PERCENT | GOAL | WEIGHT | AT LEAST | AUTO BIN MAX | COMMENT |
cp_watermark_lvl |
8 |
0 |
8 |
100.00 |
100 |
1 |
1 |
0 |
|
Summary for Variable cp_watermark_lvl
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
8 |
0 |
8 |
100.00 |
User Defined Bins for cp_watermark_lvl
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
all_levels[0] |
1978 |
1 |
|
|
T1 |
1 |
|
T2 |
2 |
|
T7 |
1 |
all_levels[1] |
576 |
1 |
|
|
T2 |
2 |
|
T11 |
24 |
|
T136 |
2 |
all_levels[2] |
353 |
1 |
|
|
T2 |
1 |
|
T5 |
1 |
|
T10 |
3 |
all_levels[3] |
348 |
1 |
|
|
T14 |
4 |
|
T12 |
1 |
|
T16 |
24 |
all_levels[4] |
370 |
1 |
|
|
T11 |
5 |
|
T48 |
2 |
|
T420 |
1 |
all_levels[5] |
584 |
1 |
|
|
T132 |
1 |
|
T45 |
2 |
|
T49 |
2 |
all_levels[6] |
628 |
1 |
|
|
T14 |
1 |
|
T28 |
1 |
|
T131 |
1 |
all_levels[7] |
152 |
1 |
|
|
T54 |
1 |
|
T55 |
2 |
|
T239 |
1 |
0% |
10% |
20% |
30% |
40% |
50% |
60% |
70% |
80% |
90% |
100% |