Group : uart_env_pkg::uart_env_cov::tx_watermark_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : uart_env_pkg::uart_env_cov::tx_watermark_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_uart_env_0.1/uart_env_cov.sv



Summary for Group uart_env_pkg::uart_env_cov::tx_watermark_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 7 0 7 100.00


Variables for Group uart_env_pkg::uart_env_cov::tx_watermark_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_watermark_lvl 7 0 7 100.00 100 1 1 0


Summary for Variable cp_watermark_lvl

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 0 7 100.00


User Defined Bins for cp_watermark_lvl

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_levels[0] 4902 1 T1 1 T2 2 T6 2
all_levels[1] 4574 1 T7 4 T11 4 T12 11
all_levels[2] 4470 1 T3 3 T8 1 T10 2
all_levels[3] 5566 1 T3 5 T10 9 T11 4
all_levels[4] 6872 1 T4 2 T5 4 T19 4
all_levels[5] 6960 1 T4 18 T5 13 T8 1
all_levels[6] 5712 1 T7 10 T85 42 T263 5

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%