Group : uart_env_pkg::uart_env_cov::rx_break_err_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : uart_env_pkg::uart_env_cov::rx_break_err_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_uart_env_0.1/uart_env_cov.sv



Summary for Group uart_env_pkg::uart_env_cov::rx_break_err_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 0 4 100.00


Variables for Group uart_env_pkg::uart_env_cov::rx_break_err_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_break_level 4 0 4 100.00 100 1 1 0


Summary for Variable cp_break_level

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 0 4 100.00


User Defined Bins for cp_break_level

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_levels[0] 341 1 T5 3 T8 3 T9 2
all_levels[1] 28 1 T6 2 T85 1 T123 1
all_levels[2] 49 1 T11 3 T42 3 T128 2
all_levels[3] 31 1 T6 1 T10 4 T321 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%