Group : uart_env_pkg::uart_env_cov::tx_watermark_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : uart_env_pkg::uart_env_cov::tx_watermark_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
71.43 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_uart_env_0.1/uart_env_cov.sv



Summary for Group uart_env_pkg::uart_env_cov::tx_watermark_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 7 2 5 71.43


Variables for Group uart_env_pkg::uart_env_cov::tx_watermark_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_watermark_lvl 7 2 5 71.43 100 1 1 0


Summary for Variable cp_watermark_lvl

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 2 5 71.43


User Defined Bins for cp_watermark_lvl

Uncovered bins
NAME   COUNT   AT LEAST   NUMBER   STATUS   
all_levels[5] 0 1 1
all_levels[6] 0 1 1


Covered bins
NAME   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
all_levels[0] 10584 1 T4 30 T6 3 T8 39
all_levels[1] 7702 1 T1 2 T6 1 T7 10
all_levels[2] 9670 1 T1 2 T3 9 T4 40
all_levels[3] 9465 1 T4 16 T11 15 T12 3
all_levels[4] 11282 1 T1 17 T4 7 T8 2