Unified Coverage Report :: Group :: cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=17}

Group : cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=17}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv

---

Summary for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=17}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	22	0	22	100.00
Crosses	72	0	72	100.00

Variables for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=17}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_intr_pin	18	0	18	100.00	100	1	1	0
cp_intr_pin_value	4	0	4	100.00	100	1	1	0

Crosses for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=17}

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cp_intr_pins_all_values	72	0	72	100.00	100	1	1	0

Summary for Variable cp_intr_pin

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	18	0	18	100.00

User Defined Bins for cp_intr_pin

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	25516	1		T1	2		T2	3		T3	2
all_pins[1]	25516	1		T1	2		T2	3		T3	2
all_pins[2]	25516	1		T1	2		T2	3		T3	2
all_pins[3]	25516	1		T1	2		T2	3		T3	2
all_pins[4]	25516	1		T1	2		T2	3		T3	2
all_pins[5]	25516	1		T1	2		T2	3		T3	2
all_pins[6]	25516	1		T1	2		T2	3		T3	2
all_pins[7]	25516	1		T1	2		T2	3		T3	2
all_pins[8]	25516	1		T1	2		T2	3		T3	2
all_pins[9]	25516	1		T1	2		T2	3		T3	2
all_pins[10]	25516	1		T1	2		T2	3		T3	2
all_pins[11]	25516	1		T1	2		T2	3		T3	2
all_pins[12]	25516	1		T1	2		T2	3		T3	2
all_pins[13]	25516	1		T1	2		T2	3		T3	2
all_pins[14]	25516	1		T1	2		T2	3		T3	2
all_pins[15]	25516	1		T1	2		T2	3		T3	2
all_pins[16]	25516	1		T1	2		T2	3		T3	2
all_pins[17]	25516	1		T1	2		T2	3		T3	2

---

Summary for Variable cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	4	0	4	100.00

User Defined Bins for cp_intr_pin_value

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
values[0x0]	457887	1		T1	36		T2	53		T3	36
values[0x1]	1401	1		T2	1		T16	1		T17	1
transitions[0x0=>0x1]	1118	1		T2	1		T16	1		T17	1
transitions[0x1=>0x0]	1127	1		T2	1		T16	1		T17	1

---

Summary for Cross cp_intr_pins_all_values

Samples crossed: cp_intr_pin cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	72	0	72	100.00

Automatically Generated Cross Bins for cp_intr_pins_all_values

Bins

cp_intr_pin	cp_intr_pin_value	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	values[0x0]	25359	1		T1	2		T2	3		T3	2
all_pins[0]	values[0x1]	157	1		T16	1		T44	1		T49	1
all_pins[0]	transitions[0x0=>0x1]	141	1		T16	1		T44	1		T49	1
all_pins[0]	transitions[0x1=>0x0]	153	1		T2	1		T17	1		T45	1
all_pins[1]	values[0x0]	25347	1		T1	2		T2	2		T3	2
all_pins[1]	values[0x1]	169	1		T2	1		T17	1		T45	1
all_pins[1]	transitions[0x0=>0x1]	154	1		T2	1		T17	1		T45	1
all_pins[1]	transitions[0x1=>0x0]	47	1		T62	1		T63	1		T64	1
all_pins[2]	values[0x0]	25454	1		T1	2		T2	3		T3	2
all_pins[2]	values[0x1]	62	1		T62	1		T63	2		T64	1
all_pins[2]	transitions[0x0=>0x1]	45	1		T62	1		T63	2		T64	1
all_pins[2]	transitions[0x1=>0x0]	57	1		T62	2		T65	1		T63	1
all_pins[3]	values[0x0]	25442	1		T1	2		T2	3		T3	2
all_pins[3]	values[0x1]	74	1		T62	2		T65	1		T63	1
all_pins[3]	transitions[0x0=>0x1]	52	1		T64	2		T251	1		T246	1
all_pins[3]	transitions[0x1=>0x0]	74	1		T62	2		T65	2		T63	2
all_pins[4]	values[0x0]	25420	1		T1	2		T2	3		T3	2
all_pins[4]	values[0x1]	96	1		T62	4		T65	3		T63	3
all_pins[4]	transitions[0x0=>0x1]	69	1		T62	1		T65	1		T63	2
all_pins[4]	transitions[0x1=>0x0]	59	1		T62	1		T63	2		T66	1
all_pins[5]	values[0x0]	25430	1		T1	2		T2	3		T3	2
all_pins[5]	values[0x1]	86	1		T62	4		T65	2		T63	3
all_pins[5]	transitions[0x0=>0x1]	65	1		T62	3		T65	2		T63	2
all_pins[5]	transitions[0x1=>0x0]	54	1		T62	2		T65	2		T64	1
all_pins[6]	values[0x0]	25441	1		T1	2		T2	3		T3	2
all_pins[6]	values[0x1]	75	1		T62	3		T65	2		T63	1
all_pins[6]	transitions[0x0=>0x1]	58	1		T62	3		T65	1		T63	1
all_pins[6]	transitions[0x1=>0x0]	47	1		T63	4		T64	1		T66	1
all_pins[7]	values[0x0]	25452	1		T1	2		T2	3		T3	2
all_pins[7]	values[0x1]	64	1		T65	1		T63	4		T64	1
all_pins[7]	transitions[0x0=>0x1]	53	1		T65	1		T63	4		T64	1
all_pins[7]	transitions[0x1=>0x0]	38	1		T62	1		T63	1		T251	2
all_pins[8]	values[0x0]	25467	1		T1	2		T2	3		T3	2
all_pins[8]	values[0x1]	49	1		T62	1		T63	1		T66	1
all_pins[8]	transitions[0x0=>0x1]	41	1		T66	1		T251	2		T247	1
all_pins[8]	transitions[0x1=>0x0]	56	1		T62	1		T65	2		T63	1
all_pins[9]	values[0x0]	25452	1		T1	2		T2	3		T3	2
all_pins[9]	values[0x1]	64	1		T62	2		T65	2		T63	2
all_pins[9]	transitions[0x0=>0x1]	50	1		T63	2		T64	3		T66	1
all_pins[9]	transitions[0x1=>0x0]	44	1		T62	1		T66	3		T247	1
all_pins[10]	values[0x0]	25458	1		T1	2		T2	3		T3	2
all_pins[10]	values[0x1]	58	1		T62	3		T65	2		T66	3
all_pins[10]	transitions[0x0=>0x1]	47	1		T62	2		T65	2		T66	3
all_pins[10]	transitions[0x1=>0x0]	45	1		T63	1		T64	2		T251	1
all_pins[11]	values[0x0]	25460	1		T1	2		T2	3		T3	2
all_pins[11]	values[0x1]	56	1		T62	1		T63	1		T64	2
all_pins[11]	transitions[0x0=>0x1]	45	1		T64	2		T67	1		T251	1
all_pins[11]	transitions[0x1=>0x0]	51	1		T65	2		T63	2		T67	1
all_pins[12]	values[0x0]	25454	1		T1	2		T2	3		T3	2
all_pins[12]	values[0x1]	62	1		T62	1		T65	2		T63	3
all_pins[12]	transitions[0x0=>0x1]	48	1		T62	1		T65	2		T63	3
all_pins[12]	transitions[0x1=>0x0]	49	1		T62	1		T64	2		T66	2
all_pins[13]	values[0x0]	25453	1		T1	2		T2	3		T3	2
all_pins[13]	values[0x1]	63	1		T62	1		T64	2		T66	2
all_pins[13]	transitions[0x0=>0x1]	47	1		T62	1		T64	2		T66	1
all_pins[13]	transitions[0x1=>0x0]	54	1		T65	1		T63	3		T66	3
all_pins[14]	values[0x0]	25446	1		T1	2		T2	3		T3	2
all_pins[14]	values[0x1]	70	1		T65	1		T63	3		T66	4
all_pins[14]	transitions[0x0=>0x1]	50	1		T65	1		T63	2		T66	3
all_pins[14]	transitions[0x1=>0x0]	50	1		T62	2		T63	3		T64	3
all_pins[15]	values[0x0]	25446	1		T1	2		T2	3		T3	2
all_pins[15]	values[0x1]	70	1		T62	2		T63	4		T64	3
all_pins[15]	transitions[0x0=>0x1]	62	1		T62	2		T63	4		T64	3
all_pins[15]	transitions[0x1=>0x0]	54	1		T62	1		T64	2		T67	1
all_pins[16]	values[0x0]	25454	1		T1	2		T2	3		T3	2
all_pins[16]	values[0x1]	62	1		T62	1		T64	2		T67	1
all_pins[16]	transitions[0x0=>0x1]	46	1		T67	1		T247	1		T254	1
all_pins[16]	transitions[0x1=>0x0]	48	1		T65	1		T63	1		T64	1
all_pins[17]	values[0x0]	25452	1		T1	2		T2	3		T3	2
all_pins[17]	values[0x1]	64	1		T62	1		T65	1		T63	1
all_pins[17]	transitions[0x0=>0x1]	45	1		T63	1		T64	1		T247	1
all_pins[17]	transitions[0x1=>0x0]	147	1		T16	1		T44	1		T49	1