Summary for Variable cp_crc5
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
3 |
0 |
3 |
100.00 |
User Defined Bins for cp_crc5
Bins
NAME | COUNT | AT LEAST | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
all_ones |
7510 |
1 |
|
T95 |
1 |
|
T16 |
10 |
|
T20 |
207 |
leading_zero |
6266 |
1 |
|
T5 |
24 |
|
T40 |
21 |
|
T16 |
34 |
trailing_zero |
5854 |
1 |
|
T1 |
25 |
|
T3 |
1 |
|
T5 |
33 |
Summary for Variable cp_dir
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_dir
Bins
NAME | COUNT | AT LEAST | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
137053 |
1 |
|
T1 |
72 |
|
T3 |
17 |
|
T27 |
1 |
auto[1] |
79695 |
1 |
|
T1 |
78 |
|
T3 |
1 |
|
T27 |
1 |
Summary for Cross cr_crc5_X_dir
Samples crossed: cp_crc5 cp_dir
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins for cr_crc5_X_dir
Bins
cp_crc5 | cp_dir | COUNT | AT LEAST | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
all_ones |
auto[0] |
4771 |
1 |
|
T95 |
1 |
|
T16 |
8 |
|
T20 |
103 |
all_ones |
auto[1] |
2739 |
1 |
|
T16 |
2 |
|
T20 |
104 |
|
T22 |
1 |
leading_zero |
auto[0] |
3659 |
1 |
|
T5 |
24 |
|
T40 |
11 |
|
T16 |
23 |
leading_zero |
auto[1] |
2607 |
1 |
|
T40 |
10 |
|
T16 |
11 |
|
T101 |
27 |
trailing_zero |
auto[0] |
3572 |
1 |
|
T1 |
12 |
|
T3 |
1 |
|
T5 |
16 |
trailing_zero |
auto[1] |
2282 |
1 |
|
T1 |
13 |
|
T5 |
17 |
|
T40 |
10 |