Unified Coverage Report :: Group :: usbdev_env_pkg::usbdev_env_cov::address_cg

Group : usbdev_env_pkg::usbdev_env_cov::address_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_usbdev_env_0.1/usbdev_env_cov.sv

---

Summary for Group usbdev_env_pkg::usbdev_env_cov::address_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	9	0	9	100.00
Crosses	14	0	14	100.00

Variables for Group usbdev_env_pkg::usbdev_env_cov::address_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_address	7	0	7	100.00	100	1	1	0
cp_endp	2	0	2	100.00	100	1	1	0

Crosses for Group usbdev_env_pkg::usbdev_env_cov::address_cg

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cr_address_X_endp	14	0	14	100.00	100	1	1	0

Summary for Variable cp_address

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	7	0	7	100.00

User Defined Bins for cp_address

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
range_127	1948	1		T106	1		T250	13		T288	1
range_16_to_126	181571	1		T1	1		T2	2		T3	2
fifteen	2867	1		T76	3		T158	1		T328	3
range_2_to_14	22845	1		T6	1		T52	19		T329	2
seven	1943	1		T52	19		T13	2		T233	2
one	529	1		T6	1		T165	1		T330	2
zero	919	1		T63	1		T74	1		T233	1

---

Summary for Variable cp_endp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	2	0	2	100.00

User Defined Bins for cp_endp

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seven	13155	1		T103	1		T6	2		T83	33
three	16416	1		T1	1		T6	3		T297	1

---

Summary for Cross cr_address_X_endp

Samples crossed: cp_address cp_endp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	14	0	14	100.00

Automatically Generated Cross Bins for cr_address_X_endp

Bins

cp_address	cp_endp	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
range_127	seven	40	1		T106	1		T87	1		T292	1
range_127	three	230	1		T88	1		T292	1		T190	1
range_16_to_126	seven	11652	1		T103	1		T6	2		T83	33
range_16_to_126	three	13536	1		T1	1		T6	3		T297	1
fifteen	seven	20	1		T88	1		T292	1		T296	1
fifteen	three	251	1		T331	2		T332	1		T189	1
range_2_to_14	seven	1372	1		T52	19		T333	2		T84	17
range_2_to_14	three	2317	1		T166	1		T84	17		T334	39
seven	seven	118	1		T52	19		T233	1		T335	1
seven	three	57	1		T87	1		T336	2		T337	1
one	seven	21	1		T165	1		T88	2		T296	1
one	three	24	1		T86	1		T87	1		T88	1
zero	seven	50	1		T292	1		T189	1		T188	1
zero	three	58	1		T338	1		T87	2		T188	2