Group : usbdev_env_pkg::usbdev_env_cov::address_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : usbdev_env_pkg::usbdev_env_cov::address_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_usbdev_env_0.1/usbdev_env_cov.sv



Summary for Group usbdev_env_pkg::usbdev_env_cov::address_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 14 0 14 100.00


Variables for Group usbdev_env_pkg::usbdev_env_cov::address_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_address 7 0 7 100.00 100 1 1 0
cp_endp 2 0 2 100.00 100 1 1 0


Crosses for Group usbdev_env_pkg::usbdev_env_cov::address_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_address_X_endp 14 0 14 100.00 100 1 1 0


Summary for Variable cp_address

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 0 7 100.00


User Defined Bins for cp_address

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
range_127 2074 1 T79 7 T298 2 T154 1
range_16_to_126 183172 1 T1 3 T3 17 T29 2
fifteen 1927 1 T79 7 T299 129 T80 3
range_2_to_14 20006 1 T8 2 T21 1 T56 1
seven 2899 1 T79 7 T107 1 T154 1
one 2608 1 T79 6 T81 2 T220 1
zero 772 1 T2 1 T79 7 T274 15



Summary for Variable cp_endp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_endp

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
seven 15221 1 T29 2 T21 3 T5 27
three 15917 1 T56 1 T99 1 T5 27



Summary for Cross cr_address_X_endp

Samples crossed: cp_address cp_endp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 14 0 14 100.00


Automatically Generated Cross Bins for cr_address_X_endp

Bins
cp_addresscp_endpCOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
range_127 seven 98 1 T81 1 T82 1 T209 2
range_127 three 120 1 T81 1 T82 1 T300 1
range_16_to_126 seven 13723 1 T29 2 T21 3 T5 27
range_16_to_126 three 14518 1 T99 1 T5 27 T79 112
fifteen seven 62 1 T170 1 T169 2 T301 2
fifteen three 171 1 T79 1 T299 43 T302 1
range_2_to_14 seven 1184 1 T79 9 T303 3 T65 10
range_2_to_14 three 968 1 T56 1 T79 5 T304 19
seven seven 79 1 T79 1 T80 1 T170 2
seven three 58 1 T80 1 T305 1 T306 1
one seven 114 1 T307 1 T170 1 T308 1
one three 79 1 T105 1 T309 1 T167 2
zero seven 40 1 T79 2 T82 1 T170 1
zero three 61 1 T79 1 T310 9 T81 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%