Group : usbdev_env_pkg::usbdev_env_cov::address_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : usbdev_env_pkg::usbdev_env_cov::address_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_usbdev_env_0.1/usbdev_env_cov.sv



Summary for Group usbdev_env_pkg::usbdev_env_cov::address_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 14 0 14 100.00


Variables for Group usbdev_env_pkg::usbdev_env_cov::address_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_address 7 0 7 100.00 100 1 1 0
cp_endp 2 0 2 100.00 100 1 1 0


Crosses for Group usbdev_env_pkg::usbdev_env_cov::address_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_address_X_endp 14 0 14 100.00 100 1 1 0


Summary for Variable cp_address

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 0 7 100.00


User Defined Bins for cp_address

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
range_127 3262 1 T29 1 T74 3 T284 1
range_16_to_126 185106 1 T2 2 T3 1 T26 1
fifteen 774 1 T90 1 T138 1 T311 2
range_2_to_14 20116 1 T74 45 T95 5 T11 2
seven 690 1 T74 4 T312 2 T82 6
one 859 1 T95 1 T284 1 T313 1
zero 1415 1 T1 1 T74 4 T172 1



Summary for Variable cp_endp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_endp

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
seven 14814 1 T29 1 T5 37 T20 41
three 13670 1 T74 49 T95 2 T136 2



Summary for Cross cr_address_X_endp

Samples crossed: cp_address cp_endp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 14 0 14 100.00


Automatically Generated Cross Bins for cr_address_X_endp

Bins
cp_addresscp_endpCOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
range_127 seven 151 1 T29 1 T83 1 T281 1
range_127 three 173 1 T82 4 T161 1 T291 1
range_16_to_126 seven 13377 1 T5 37 T20 41 T21 1
range_16_to_126 three 11910 1 T74 45 T95 1 T136 2
fifteen seven 51 1 T82 2 T314 1 T315 31
fifteen three 53 1 T164 1 T161 1 T315 31
range_2_to_14 seven 1011 1 T74 2 T141 17 T316 1
range_2_to_14 three 1422 1 T74 4 T95 1 T317 17
seven seven 27 1 T169 2 T318 1 T158 2
seven three 43 1 T82 1 T83 1 T283 1
one seven 21 1 T283 1 T292 1 T319 1
one three 60 1 T283 1 T320 1 T321 1
zero seven 203 1 T149 31 T169 27 T322 1
zero three 52 1 T323 1 T169 34 T161 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%