Group : usbdev_env_pkg::usbdev_env_cov::address_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : usbdev_env_pkg::usbdev_env_cov::address_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_usbdev_env_0.1/usbdev_env_cov.sv



Summary for Group usbdev_env_pkg::usbdev_env_cov::address_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 14 0 14 100.00


Variables for Group usbdev_env_pkg::usbdev_env_cov::address_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_address 7 0 7 100.00 100 1 1 0
cp_endp 2 0 2 100.00 100 1 1 0


Crosses for Group usbdev_env_pkg::usbdev_env_cov::address_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_address_X_endp 14 0 14 100.00 100 1 1 0


Summary for Variable cp_address

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 0 7 100.00


User Defined Bins for cp_address

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
range_127 1068 1 T53 10 T204 1 T311 1
range_16_to_126 139144 1 T1 15 T2 2 T3 1
fifteen 273 1 T53 6 T161 1 T74 3
range_2_to_14 21769 1 T1 3 T53 98 T161 1
seven 759 1 T53 8 T289 1 T74 2
one 2902 1 T12 1 T53 8 T204 1
zero 1352 1 T53 6 T73 1 T60 1



Summary for Variable cp_endp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_endp

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
seven 10892 1 T1 1 T4 23 T5 21
three 12193 1 T1 1 T13 1 T15 1



Summary for Cross cr_address_X_endp

Samples crossed: cp_address cp_endp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 14 0 14 100.00


Automatically Generated Cross Bins for cr_address_X_endp

Bins
cp_addresscp_endpCOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
range_127 seven 69 1 T53 2 T448 4 T151 1
range_127 three 67 1 T448 4 T76 1 T449 2
range_16_to_126 seven 9047 1 T1 1 T4 23 T5 21
range_16_to_126 three 10353 1 T1 1 T13 1 T15 1
fifteen seven 19 1 T151 1 T361 1 T227 1
fifteen three 17 1 T53 2 T161 1 T404 1
range_2_to_14 seven 1447 1 T53 8 T289 1 T58 1
range_2_to_14 three 1493 1 T53 5 T71 5 T308 3
seven seven 17 1 T289 1 T76 1 T151 1
seven three 145 1 T76 1 T450 1 T451 1
one seven 249 1 T53 1 T76 1 T353 1
one three 178 1 T76 1 T151 1 T452 1
zero seven 61 1 T453 1 T454 1 T455 1
zero three 85 1 T53 2 T76 1 T456 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%