Group : usbdev_env_pkg::usbdev_env_cov::crc5_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : usbdev_env_pkg::usbdev_env_cov::crc5_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_usbdev_env_0.1/usbdev_env_cov.sv



Summary for Group usbdev_env_pkg::usbdev_env_cov::crc5_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 5 0 5 100.00
Crosses 6 0 6 100.00


Variables for Group usbdev_env_pkg::usbdev_env_cov::crc5_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_crc5 3 0 3 100.00 100 1 1 0
cp_dir 2 0 2 100.00 100 1 1 2


Crosses for Group usbdev_env_pkg::usbdev_env_cov::crc5_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_crc5_X_dir 6 0 6 100.00 100 1 1 0


Summary for Variable cp_crc5

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_crc5

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
all_ones 4480 1 T30 2 T38 24 T64 19
leading_zero 4564 1 T32 1 T4 9 T38 57
trailing_zero 6121 1 T32 1 T6 19 T38 51



Summary for Variable cp_dir

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_dir

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 116774 1 T2 1 T3 1 T30 6
auto[1] 61691 1 T30 6 T32 2 T33 1



Summary for Cross cr_crc5_X_dir

Samples crossed: cp_crc5 cp_dir
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 6 0 6 100.00


Automatically Generated Cross Bins for cr_crc5_X_dir

Bins
cp_crc5cp_dirCOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
all_ones auto[0] 2613 1 T30 1 T38 18 T64 10
all_ones auto[1] 1867 1 T30 1 T38 6 T64 9
leading_zero auto[0] 2862 1 T32 1 T4 9 T38 46
leading_zero auto[1] 1702 1 T38 11 T20 3 T24 14
trailing_zero auto[0] 3971 1 T6 9 T38 38 T64 1
trailing_zero auto[1] 2150 1 T32 1 T6 10 T38 13

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%