Summary for Variable cp_crc5
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
3 |
0 |
3 |
100.00 |
User Defined Bins for cp_crc5
Bins
NAME | COUNT | AT LEAST | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
all_ones |
4480 |
1 |
|
T30 |
2 |
|
T38 |
24 |
|
T64 |
19 |
leading_zero |
4564 |
1 |
|
T32 |
1 |
|
T4 |
9 |
|
T38 |
57 |
trailing_zero |
6121 |
1 |
|
T32 |
1 |
|
T6 |
19 |
|
T38 |
51 |
Summary for Variable cp_dir
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_dir
Bins
NAME | COUNT | AT LEAST | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
116774 |
1 |
|
T2 |
1 |
|
T3 |
1 |
|
T30 |
6 |
auto[1] |
61691 |
1 |
|
T30 |
6 |
|
T32 |
2 |
|
T33 |
1 |
Summary for Cross cr_crc5_X_dir
Samples crossed: cp_crc5 cp_dir
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins for cr_crc5_X_dir
Bins
cp_crc5 | cp_dir | COUNT | AT LEAST | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
all_ones |
auto[0] |
2613 |
1 |
|
T30 |
1 |
|
T38 |
18 |
|
T64 |
10 |
all_ones |
auto[1] |
1867 |
1 |
|
T30 |
1 |
|
T38 |
6 |
|
T64 |
9 |
leading_zero |
auto[0] |
2862 |
1 |
|
T32 |
1 |
|
T4 |
9 |
|
T38 |
46 |
leading_zero |
auto[1] |
1702 |
1 |
|
T38 |
11 |
|
T20 |
3 |
|
T24 |
14 |
trailing_zero |
auto[0] |
3971 |
1 |
|
T6 |
9 |
|
T38 |
38 |
|
T64 |
1 |
trailing_zero |
auto[1] |
2150 |
1 |
|
T32 |
1 |
|
T6 |
10 |
|
T38 |
13 |