Unified Coverage Report :: Group :: usbdev_env_pkg::usbdev_env_cov::address_cg

Group : usbdev_env_pkg::usbdev_env_cov::address_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_usbdev_env_0.1/usbdev_env_cov.sv

---

Summary for Group usbdev_env_pkg::usbdev_env_cov::address_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	9	0	9	100.00
Crosses	14	0	14	100.00

Variables for Group usbdev_env_pkg::usbdev_env_cov::address_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_address	7	0	7	100.00	100	1	1	0
cp_endp	2	0	2	100.00	100	1	1	0

Crosses for Group usbdev_env_pkg::usbdev_env_cov::address_cg

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cr_address_X_endp	14	0	14	100.00	100	1	1	0

Summary for Variable cp_address

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	7	0	7	100.00

User Defined Bins for cp_address

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
range_127	1873	1		T89	6		T480	67		T205	1
range_16_to_126	144640	1		T1	2		T2	103		T3	6
fifteen	2210	1		T321	1		T87	2		T128	1
range_2_to_14	21072	1		T32	1		T33	1		T28	7
seven	1500	1		T33	1		T171	113		T248	1
one	980	1		T92	2		T329	1		T481	1
zero	1685	1		T32	1		T33	1		T31	5

---

Summary for Variable cp_endp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	2	0	2	100.00

User Defined Bins for cp_endp

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seven	11246	1		T33	2		T5	14		T30	2
three	13397	1		T2	103		T5	1		T321	1

---

Summary for Cross cr_address_X_endp

Samples crossed: cp_address cp_endp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	14	0	14	100.00

Automatically Generated Cross Bins for cr_address_X_endp

Bins

cp_address	cp_endp	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
range_127	seven	104	1		T89	1		T205	1		T134	1
range_127	three	205	1		T89	1		T271	1		T482	1
range_16_to_126	seven	9801	1		T33	2		T5	14		T22	1
range_16_to_126	three	10603	1		T2	103		T5	1		T321	1
fifteen	seven	121	1		T483	2		T89	1		T401	1
fifteen	three	134	1		T87	1		T483	2		T90	1
range_2_to_14	seven	954	1		T30	2		T484	2		T397	1
range_2_to_14	three	2344	1		T248	1		T329	1		T485	2
seven	seven	100	1		T89	1		T180	9		T197	2
seven	three	89	1		T248	1		T89	1		T134	2
one	seven	215	1		T178	13		T134	2		T197	1
one	three	57	1		T92	2		T178	13		T139	1
zero	seven	51	1		T89	1		T91	1		T126	29
zero	three	54	1		T60	7		T134	1		T126	29