Group : usbdev_env_pkg::usbdev_env_cov::crc16_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : usbdev_env_pkg::usbdev_env_cov::crc16_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_usbdev_env_0.1/usbdev_env_cov.sv



Summary for Group usbdev_env_pkg::usbdev_env_cov::crc16_cg

CATEGORY   EXPECTED   UNCOVERED   COVERED   PERCENT   
Variables 4 0 4 100.00
Crosses 4 0 4 100.00


Variables for Group usbdev_env_pkg::usbdev_env_cov::crc16_cg
VARIABLE   EXPECTED   UNCOVERED   COVERED   PERCENT   GOAL   WEIGHT   AT LEAST   AUTO BIN MAX   COMMENT   
cp_crc16 2 0 2 100.00 100 1 1 0
cp_dir 2 0 2 100.00 100 1 1 2


Crosses for Group usbdev_env_pkg::usbdev_env_cov::crc16_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_crc16_X_dir 4 0 4 100.00 100 1 1 0


Summary for Variable cp_crc16

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_crc16

Bins
NAME   COUNT   AT LEAST   TEST   COUNT   TEST   COUNT   TEST   COUNT   
six_ones 15 1 T85 1 T91 1 T278 1
all_ones 7 1 T5 1 T486 2 T487 2



Summary for Variable cp_dir

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_dir

Bins
NAME   COUNT   AT LEAST   TEST   COUNT   TEST   COUNT   TEST   COUNT   
auto[0] 112117 1 T1 1 T2 51 T3 6
auto[1] 43912 1 T1 1 T2 51 T4 46



Summary for Cross cr_crc16_X_dir

Samples crossed: cp_crc16 cp_dir
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cr_crc16_X_dir

Bins
cp_crc16   cp_dir   COUNT   AT LEAST   TEST   COUNT   TEST   COUNT   TEST   COUNT   
six_ones auto[0] 10 1 T85 1 T91 1 T307 1
six_ones auto[1] 5 1 T278 1 T488 1 T489 1
all_ones auto[0] 4 1 T5 1 T486 1 T487 1
all_ones auto[1] 3 1 T486 1 T487 1 T490 1