Group : usbdev_env_pkg::usbdev_env_cov::address_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : usbdev_env_pkg::usbdev_env_cov::address_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_usbdev_env_0.1/usbdev_env_cov.sv



Summary for Group usbdev_env_pkg::usbdev_env_cov::address_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 14 0 14 100.00


Variables for Group usbdev_env_pkg::usbdev_env_cov::address_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_address 7 0 7 100.00 100 1 1 0
cp_endp 2 0 2 100.00 100 1 1 0


Crosses for Group usbdev_env_pkg::usbdev_env_cov::address_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cr_address_X_endp 14 0 14 100.00 100 1 1 0


Summary for Variable cp_address

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 0 7 100.00


User Defined Bins for cp_address

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
range_127 818 1 T88 48 T86 1 T348 1
range_16_to_126 151582 1 T1 24 T2 2 T3 1
fifteen 1783 1 T120 1 T86 1 T39 1
range_2_to_14 14056 1 T81 1 T120 2 T86 51
seven 1751 1 T86 4 T89 4 T481 1
one 1519 1 T18 1 T86 4 T89 6
zero 2349 1 T86 6 T87 1 T89 3



Summary for Variable cp_endp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_endp

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
seven 13246 1 T1 2 T18 1 T4 11
three 14508 1 T1 2 T3 1 T4 11



Summary for Cross cr_address_X_endp

Samples crossed: cp_address cp_endp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 14 0 14 100.00


Automatically Generated Cross Bins for cr_address_X_endp

Bins
cp_addresscp_endpCOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
range_127 seven 61 1 T198 1 T482 1 T178 1
range_127 three 52 1 T483 1 T200 1 T182 1
range_16_to_126 seven 11840 1 T1 2 T4 11 T6 19
range_16_to_126 three 13216 1 T1 2 T3 1 T4 11
fifteen seven 108 1 T292 76 T484 1 T485 1
fifteen three 107 1 T86 1 T292 76 T180 1
range_2_to_14 seven 929 1 T86 4 T348 1 T89 4
range_2_to_14 three 842 1 T120 1 T86 2 T89 8
seven seven 61 1 T90 1 T198 1 T186 1
seven three 23 1 T484 1 T486 1 T181 1
one seven 115 1 T18 1 T86 1 T90 1
one three 129 1 T90 1 T84 3 T357 1
zero seven 193 1 T89 1 T322 1 T325 1
zero three 162 1 T86 1 T487 2 T488 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%