Unified Coverage Report :: Cond split page

Go back

 LINE       17497
 EXPRESSION (addr_hit[174] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T2,T22,T42
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T22,T7

 LINE       17500
 EXPRESSION (addr_hit[175] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17503
 EXPRESSION (addr_hit[176] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T2,T42,T8
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8

 LINE       17506
 EXPRESSION (addr_hit[177] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17509
 EXPRESSION (addr_hit[178] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8

 LINE       17512
 EXPRESSION (addr_hit[179] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17515
 EXPRESSION (addr_hit[180] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17518
 EXPRESSION (addr_hit[181] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8

 LINE       17521
 EXPRESSION (addr_hit[182] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8

 LINE       17524
 EXPRESSION (addr_hit[183] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T2,T42,T8
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17527
 EXPRESSION (addr_hit[184] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17530
 EXPRESSION (addr_hit[191] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T2,T42,T8
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17595
 EXPRESSION (addr_hit[192] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17660
 EXPRESSION (addr_hit[193] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17725
 EXPRESSION (addr_hit[194] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17790
 EXPRESSION (addr_hit[195] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17855
 EXPRESSION (addr_hit[196] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8

 LINE       17906
 EXPRESSION (addr_hit[197] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17909
 EXPRESSION (addr_hit[198] & reg_re & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T42,T43,T44

 LINE       17910
 EXPRESSION (addr_hit[198] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T3,T42
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17913
 EXPRESSION (addr_hit[199] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       17916
 EXPRESSION (addr_hit[200] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T22,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8