Unified Coverage Report :: Cond split page

Go back

 LINE       35326
 EXPRESSION (addr_hit[529] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T1
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35329
 EXPRESSION (addr_hit[530] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T5,T21
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35332
 EXPRESSION (addr_hit[531] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T1,T51,T71
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35335
 EXPRESSION (addr_hit[532] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T6,T21
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8

 LINE       35338
 EXPRESSION (addr_hit[533] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T46,T1,T47
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35341
 EXPRESSION (addr_hit[534] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T5,T21
1	1	0	Not Covered
1	1	1	Covered	T2,T59,T60

 LINE       35344
 EXPRESSION (addr_hit[535] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T1,T51,T62
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35346
 EXPRESSION (addr_hit[536] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T6,T1,T70
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35348
 EXPRESSION (addr_hit[537] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T50,T1,T51
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35350
 EXPRESSION (addr_hit[538] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T46
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35352
 EXPRESSION (addr_hit[539] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T50
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35354
 EXPRESSION (addr_hit[540] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T46,T1,T47
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8

 LINE       35356
 EXPRESSION (addr_hit[541] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T5,T21
1	1	0	Not Covered
1	1	1	Covered	T2,T59,T60

 LINE       35358
 EXPRESSION (addr_hit[542] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T5,T21
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35360
 EXPRESSION (addr_hit[543] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T6,T46,T1
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35364
 EXPRESSION (addr_hit[544] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T6,T46,T1
1	1	0	Covered	T1,T71,T84
1	1	1	Covered	T57,T2,T61

 LINE       35368
 EXPRESSION (addr_hit[545] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T46
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35372
 EXPRESSION (addr_hit[546] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T5,T49,T46
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35376
 EXPRESSION (addr_hit[547] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T6,T21
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35380
 EXPRESSION (addr_hit[548] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T5,T21
1	1	0	Not Covered
1	1	1	Covered	T2,T59,T60

 LINE       35384
 EXPRESSION (addr_hit[549] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T5,T49,T46
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8

 LINE       35388
 EXPRESSION (addr_hit[550] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T46
1	1	0	Not Covered
1	1	1	Covered	T2,T59,T60

 LINE       35392
 EXPRESSION (addr_hit[551] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T46
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35394
 EXPRESSION (addr_hit[552] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T46
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35396
 EXPRESSION (addr_hit[553] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T46,T1,T47
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35398
 EXPRESSION (addr_hit[554] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T50
1	1	0	Not Covered
1	1	1	Covered	T50,T58,T62

 LINE       35400
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T46
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35402
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T46
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35404
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T5,T21
1	1	0	Covered	T59,T60,T68
1	1	1	Covered	T2,T7,T8

 LINE       35406
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8

 LINE       35408
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T5,T49,T1
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35411
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T5,T21
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35414
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T5,T6,T49
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35417
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T46
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35420
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T6,T21
1	1	0	Not Covered
1	1	1	Covered	T2,T59,T60

 LINE       35423
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T46
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8

 LINE       35426
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T21,T1
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35429
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T46,T1,T47
1	1	0	Not Covered
1	1	1	Covered	T2,T7,T8

 LINE       35432
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T5,T21
1	0	1	Covered	T4,T6,T21
1	1	0	Covered	T1,T3,T45
1	1	1	Covered	T2,T7,T8

 LINE       38842
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T4,T5,T6
0	1	Unreachable
1	0	Covered	T2,T7,T8