Unified Coverage Report :: Cond split page

Go back

 LINE       35384
 EXPRESSION (addr_hit[549] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T5,T6,T82
1	1	0	Covered	T67,T3,T170
1	1	1	Covered	T1,T67,T20

 LINE       35388
 EXPRESSION (addr_hit[550] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T2,T3,T39
1	1	1	Covered	T1,T20,T77

 LINE       35392
 EXPRESSION (addr_hit[551] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T4,T5,T42
1	1	0	Covered	T39,T267,T102
1	1	1	Covered	T1,T20,T8

 LINE       35394
 EXPRESSION (addr_hit[552] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T5,T6,T42
1	1	0	Covered	T2,T3,T230
1	1	1	Covered	T1,T20,T77

 LINE       35396
 EXPRESSION (addr_hit[553] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T4,T5,T61
1	1	0	Covered	T2,T3,T41
1	1	1	Covered	T1,T20,T8

 LINE       35398
 EXPRESSION (addr_hit[554] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T5,T42,T47
1	1	0	Covered	T2,T39,T115
1	1	1	Covered	T1,T20,T8

 LINE       35400
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T5,T59,T61
1	1	0	Covered	T2,T39,T217
1	1	1	Covered	T1,T66,T67

 LINE       35402
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T4,T5,T42
1	1	0	Covered	T93,T41,T102
1	1	1	Covered	T1,T20,T8

 LINE       35404
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T5,T83,T47
1	1	0	Covered	T2,T39,T95
1	1	1	Covered	T1,T78,T79

 LINE       35406
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T5,T42,T46
1	1	0	Covered	T3,T196,T268
1	1	1	Covered	T1,T71,T20

 LINE       35408
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T4,T5,T6
1	1	0	Covered	T177,T152,T209
1	1	1	Covered	T1,T20,T8

 LINE       35411
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T5,T42,T60
1	1	0	Covered	T41,T111,T129
1	1	1	Covered	T1,T20,T8

 LINE       35414
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T5,T6,T59
1	1	0	Covered	T39,T117,T217
1	1	1	Covered	T47,T1,T72

 LINE       35417
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T4,T5,T46
1	1	0	Covered	T2,T93,T90
1	1	1	Covered	T1,T20,T8

 LINE       35420
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T4,T5,T42
1	1	0	Covered	T3,T39,T212
1	1	1	Covered	T1,T71,T20

 LINE       35423
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T4,T5,T61
1	1	0	Covered	T230,T102,T236
1	1	1	Covered	T48,T1,T72

 LINE       35426
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T5,T6,T58
1	1	0	Covered	T2,T3,T182
1	1	1	Covered	T1,T72,T20

 LINE       35429
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T5,T42,T47
1	1	0	Covered	T83,T2,T133
1	1	1	Covered	T1,T20,T8

 LINE       35432
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T4,T6,T46
1	0	1	Covered	T5,T60,T83
1	1	0	Covered	T48,T2,T3
1	1	1	Covered	T1,T70,T20

 LINE       38842
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T7,T4,T5
0	1	Unreachable
1	0	Covered	T1,T20,T8