Unified Coverage Report :: Cond split page

Go back

 LINE       35194
 EXPRESSION (addr_hit[486] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T40
1	1	0	Covered	T160,T88,T166
1	1	1	Covered	T22,T16,T8

 LINE       35197
 EXPRESSION (addr_hit[487] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T243
1	1	0	Covered	T37,T317,T98
1	1	1	Covered	T22,T16,T8

 LINE       35200
 EXPRESSION (addr_hit[488] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T7,T18
1	1	0	Covered	T37,T128,T197
1	1	1	Covered	T22,T16,T8

 LINE       35203
 EXPRESSION (addr_hit[489] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T7
1	1	0	Covered	T160,T87,T84
1	1	1	Covered	T22,T16,T8

 LINE       35206
 EXPRESSION (addr_hit[490] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T18
1	1	0	Covered	T209,T128,T254
1	1	1	Covered	T22,T16,T8

 LINE       35209
 EXPRESSION (addr_hit[491] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T52
1	1	0	Covered	T37,T160,T127
1	1	1	Covered	T22,T16,T8

 LINE       35212
 EXPRESSION (addr_hit[492] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T157
1	1	0	Covered	T160,T81,T166
1	1	1	Covered	T22,T16,T74

 LINE       35215
 EXPRESSION (addr_hit[493] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T52
1	1	0	Covered	T37,T53,T107
1	1	1	Covered	T22,T16,T8

 LINE       35218
 EXPRESSION (addr_hit[494] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T7,T18
1	1	0	Covered	T124,T84,T166
1	1	1	Covered	T22,T16,T8

 LINE       35221
 EXPRESSION (addr_hit[495] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T142,T156
1	1	0	Covered	T53,T108,T254
1	1	1	Covered	T22,T16,T8

 LINE       35224
 EXPRESSION (addr_hit[496] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T5,T6
1	1	0	Covered	T122,T256,T258
1	1	1	Covered	T22,T16,T8

 LINE       35227
 EXPRESSION (addr_hit[497] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T18
1	1	0	Covered	T143,T166,T254
1	1	1	Covered	T22,T16,T8

 LINE       35230
 EXPRESSION (addr_hit[498] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T18
1	1	0	Covered	T81,T221,T254
1	1	1	Covered	T22,T16,T8

 LINE       35233
 EXPRESSION (addr_hit[499] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T52
1	1	0	Covered	T66,T90,T87
1	1	1	Covered	T22,T16,T8

 LINE       35236
 EXPRESSION (addr_hit[500] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T7,T18
1	1	0	Covered	T160,T103,T88
1	1	1	Covered	T22,T16,T8

 LINE       35239
 EXPRESSION (addr_hit[501] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T7
1	1	0	Covered	T166,T256,T174
1	1	1	Covered	T22,T16,T8

 LINE       35242
 EXPRESSION (addr_hit[502] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T40
1	1	0	Covered	T159,T69,T76
1	1	1	Covered	T22,T16,T146

 LINE       35245
 EXPRESSION (addr_hit[503] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T5,T18
1	1	0	Covered	T37,T91,T84
1	1	1	Covered	T22,T16,T8

 LINE       35248
 EXPRESSION (addr_hit[504] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T40
1	1	0	Covered	T37,T230,T166
1	1	1	Covered	T22,T16,T8

 LINE       35251
 EXPRESSION (addr_hit[505] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T18
1	1	0	Covered	T37,T53,T80
1	1	1	Covered	T22,T16,T8

 LINE       35254
 EXPRESSION (addr_hit[506] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T5,T7
1	1	0	Covered	T37,T160,T259
1	1	1	Covered	T22,T16,T150

 LINE       35257
 EXPRESSION (addr_hit[507] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T18
1	1	0	Covered	T37,T160,T103
1	1	1	Covered	T22,T16,T8

 LINE       35260
 EXPRESSION (addr_hit[508] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T142
1	1	0	Covered	T37,T97,T123
1	1	1	Covered	T22,T16,T74

 LINE       35263
 EXPRESSION (addr_hit[509] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T7
1	1	0	Covered	T37,T166,T199
1	1	1	Covered	T22,T16,T8

 LINE       35266
 EXPRESSION (addr_hit[510] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T5,T18
1	1	0	Covered	T160,T72,T166
1	1	1	Covered	T22,T16,T8

 LINE       35269
 EXPRESSION (addr_hit[511] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T52
1	1	0	Covered	T66,T224,T253
1	1	1	Covered	T22,T16,T8

 LINE       35272
 EXPRESSION (addr_hit[512] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T40
1	1	0	Covered	T37,T254,T253
1	1	1	Covered	T22,T16,T8

 LINE       35275
 EXPRESSION (addr_hit[513] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T18
1	1	0	Covered	T221,T254,T256
1	1	1	Covered	T22,T16,T8

 LINE       35278
 EXPRESSION (addr_hit[514] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T40,T243
1	1	0	Covered	T37,T84,T280
1	1	1	Covered	T22,T16,T8

 LINE       35281
 EXPRESSION (addr_hit[515] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T7
1	1	0	Covered	T37,T97,T166
1	1	1	Covered	T22,T16,T8

 LINE       35284
 EXPRESSION (addr_hit[516] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T40,T243
1	1	0	Covered	T110,T160,T79
1	1	1	Covered	T22,T16,T8

 LINE       35287
 EXPRESSION (addr_hit[517] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T7,T18
1	1	0	Covered	T37,T160,T166
1	1	1	Covered	T22,T16,T8

 LINE       35290
 EXPRESSION (addr_hit[518] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T156
1	1	0	Covered	T37,T130,T186
1	1	1	Covered	T22,T16,T8

 LINE       35293
 EXPRESSION (addr_hit[519] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T40,T156
1	1	0	Covered	T160,T87,T254
1	1	1	Covered	T22,T16,T8

 LINE       35296
 EXPRESSION (addr_hit[520] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T7,T18
1	1	0	Covered	T37,T160,T128
1	1	1	Covered	T22,T16,T8

 LINE       35299
 EXPRESSION (addr_hit[521] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T125
1	1	0	Covered	T37,T166,T318
1	1	1	Covered	T22,T16,T8

 LINE       35302
 EXPRESSION (addr_hit[522] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T245
1	1	0	Covered	T160,T166,T319
1	1	1	Covered	T22,T16,T8

 LINE       35305
 EXPRESSION (addr_hit[523] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T156,T155
1	1	0	Covered	T53,T160,T84
1	1	1	Covered	T22,T16,T8

 LINE       35308
 EXPRESSION (addr_hit[524] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T243
1	1	0	Covered	T53,T97,T87
1	1	1	Covered	T22,T16,T8

 LINE       35311
 EXPRESSION (addr_hit[525] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T16
1	1	0	Covered	T160,T84,T276
1	1	1	Covered	T22,T16,T8

 LINE       35314
 EXPRESSION (addr_hit[526] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T40
1	1	0	Covered	T160,T72,T254
1	1	1	Covered	T22,T16,T8

 LINE       35317
 EXPRESSION (addr_hit[527] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T16
1	1	0	Covered	T37,T160,T97
1	1	1	Covered	T22,T16,T8

 LINE       35320
 EXPRESSION (addr_hit[528] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T125
1	1	0	Covered	T37,T160,T166
1	1	1	Covered	T22,T16,T8

 LINE       35323
 EXPRESSION (addr_hit[529] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T156
1	1	0	Covered	T73,T140,T166
1	1	1	Covered	T22,T16,T8

 LINE       35326
 EXPRESSION (addr_hit[530] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T40
1	1	0	Covered	T37,T160,T127
1	1	1	Covered	T22,T16,T8

 LINE       35329
 EXPRESSION (addr_hit[531] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T52
1	1	0	Covered	T160,T76,T97
1	1	1	Covered	T22,T16,T8

 LINE       35332
 EXPRESSION (addr_hit[532] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T156
1	1	0	Covered	T77,T88,T166
1	1	1	Covered	T22,T16,T8

 LINE       35335
 EXPRESSION (addr_hit[533] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T7,T243
1	1	0	Covered	T37,T110,T160
1	1	1	Covered	T22,T16,T8

 LINE       35338
 EXPRESSION (addr_hit[534] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T156
1	1	0	Covered	T37,T160,T88
1	1	1	Covered	T22,T6,T16

 LINE       35341
 EXPRESSION (addr_hit[535] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T125
1	1	0	Covered	T166,T254,T258
1	1	1	Covered	T22,T16,T8

 LINE       35343
 EXPRESSION (addr_hit[536] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T16
1	1	0	Covered	T37,T103,T88
1	1	1	Covered	T22,T16,T8

 LINE       35345
 EXPRESSION (addr_hit[537] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T155
1	1	0	Covered	T37,T160,T66
1	1	1	Covered	T22,T16,T8

 LINE       35347
 EXPRESSION (addr_hit[538] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T40,T243
1	1	0	Covered	T160,T88,T141
1	1	1	Covered	T22,T16,T8

 LINE       35349
 EXPRESSION (addr_hit[539] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T125
1	1	0	Covered	T37,T76,T166
1	1	1	Covered	T22,T16,T8

 LINE       35351
 EXPRESSION (addr_hit[540] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T157
1	1	0	Covered	T37,T66,T320
1	1	1	Covered	T22,T16,T8

 LINE       35353
 EXPRESSION (addr_hit[541] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T244
1	1	0	Covered	T99,T166,T256
1	1	1	Covered	T22,T16,T8

 LINE       35355
 EXPRESSION (addr_hit[542] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T18
1	1	0	Covered	T37,T63,T166
1	1	1	Covered	T22,T16,T55

 LINE       35357
 EXPRESSION (addr_hit[543] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T40
1	1	0	Covered	T37,T166,T254
1	1	1	Covered	T22,T16,T8

 LINE       35361
 EXPRESSION (addr_hit[544] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T7,T18
1	1	0	Covered	T53,T67,T87
1	1	1	Covered	T22,T16,T8

 LINE       35365
 EXPRESSION (addr_hit[545] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T156
1	1	0	Covered	T53,T97,T166
1	1	1	Covered	T22,T16,T8

 LINE       35369
 EXPRESSION (addr_hit[546] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T40
1	1	0	Covered	T37,T160,T261
1	1	1	Covered	T22,T52,T16

 LINE       35373
 EXPRESSION (addr_hit[547] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T18
1	1	0	Covered	T160,T166,T256
1	1	1	Covered	T22,T16,T8

 LINE       35377
 EXPRESSION (addr_hit[548] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T40
1	1	0	Covered	T37,T321,T140
1	1	1	Covered	T22,T16,T55

 LINE       35381
 EXPRESSION (addr_hit[549] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T18
1	1	0	Covered	T72,T66,T131
1	1	1	Covered	T22,T16,T8

 LINE       35385
 EXPRESSION (addr_hit[550] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T156
1	1	0	Covered	T37,T210,T91
1	1	1	Covered	T22,T16,T8

 LINE       35389
 EXPRESSION (addr_hit[551] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T7
1	1	0	Covered	T99,T120,T117
1	1	1	Covered	T22,T16,T8

 LINE       35391
 EXPRESSION (addr_hit[552] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T52
1	1	0	Covered	T160,T95,T256
1	1	1	Covered	T22,T16,T8

 LINE       35393
 EXPRESSION (addr_hit[553] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T7
1	1	0	Covered	T37,T53,T166
1	1	1	Covered	T22,T16,T55

 LINE       35395
 EXPRESSION (addr_hit[554] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T156
1	1	0	Covered	T53,T170,T166
1	1	1	Covered	T22,T16,T56

 LINE       35397
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T16
1	1	0	Covered	T97,T117,T254
1	1	1	Covered	T22,T16,T8

 LINE       35399
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T7,T18
1	1	0	Covered	T160,T77,T104
1	1	1	Covered	T22,T16,T8

 LINE       35401
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T156
1	1	0	Covered	T37,T160,T97
1	1	1	Covered	T22,T16,T8

 LINE       35403
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T7,T18
1	1	0	Covered	T37,T72,T87
1	1	1	Covered	T22,T16,T57

 LINE       35405
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T243
1	1	0	Covered	T72,T95,T84
1	1	1	Covered	T22,T16,T8

 LINE       35408
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T7,T18
1	1	0	Covered	T37,T160,T97
1	1	1	Covered	T22,T16,T8

 LINE       35411
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T243
1	1	0	Covered	T160,T91,T97
1	1	1	Covered	T22,T16,T8

 LINE       35414
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T18,T40
1	1	0	Covered	T166,T254,T253
1	1	1	Covered	T22,T16,T8

 LINE       35417
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T18
1	1	0	Covered	T53,T66,T87
1	1	1	Covered	T22,T16,T8

 LINE       35420
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T18
1	1	0	Covered	T53,T160,T166
1	1	1	Covered	T22,T16,T8

 LINE       35423
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T157,T243
1	1	0	Covered	T133,T81,T87
1	1	1	Covered	T22,T16,T8

 LINE       35426
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T6,T7
1	1	0	Covered	T37,T53,T65
1	1	1	Covered	T22,T16,T8

 LINE       35429
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T4,T22
1	0	1	Covered	T22,T7,T18
1	1	0	Covered	T37,T160,T72
1	1	1	Covered	T22,T16,T8

 LINE       38839
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T22,T16,T9