Unified Coverage Report :: Cond split page

Go back

 LINE       36605
 EXPRESSION (addr_hit[537] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T438,T446,T516
1	1	1	Covered	T87,T135,T393

 LINE       36607
 EXPRESSION (addr_hit[538] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T392,T519,T437
1	1	1	Covered	T13,T87,T135

 LINE       36609
 EXPRESSION (addr_hit[539] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T439,T516
1	1	1	Covered	T87,T135,T152

 LINE       36611
 EXPRESSION (addr_hit[540] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T439,T516
1	1	1	Covered	T2,T14,T9

 LINE       36613
 EXPRESSION (addr_hit[541] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T438,T436,T607
1	1	1	Covered	T12,T87,T135

 LINE       36615
 EXPRESSION (addr_hit[542] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T519,T453,T514
1	1	1	Covered	T10,T87,T135

 LINE       36617
 EXPRESSION (addr_hit[543] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T512,T478,T464
1	1	1	Covered	T1,T3,T11

 LINE       36621
 EXPRESSION (addr_hit[544] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T393,T516,T519
1	1	1	Covered	T87,T135,T393

 LINE       36625
 EXPRESSION (addr_hit[545] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T89,T429,T519
1	1	1	Covered	T87,T135,T152

 LINE       36629
 EXPRESSION (addr_hit[546] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T512,T437,T453
1	1	1	Covered	T13,T87,T135

 LINE       36633
 EXPRESSION (addr_hit[547] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T439,T493,T519
1	1	1	Covered	T87,T135,T415

 LINE       36637
 EXPRESSION (addr_hit[548] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T439,T464
1	1	1	Covered	T2,T14,T9

 LINE       36641
 EXPRESSION (addr_hit[549] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T502,T506,T491
1	1	1	Covered	T12,T87,T135

 LINE       36645
 EXPRESSION (addr_hit[550] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T438,T516,T519
1	1	1	Covered	T10,T87,T135

 LINE       36649
 EXPRESSION (addr_hit[551] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T421,T506,T393
1	1	1	Covered	T87,T135,T152

 LINE       36651
 EXPRESSION (addr_hit[552] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T457,T525
1	1	1	Covered	T7,T8,T389

 LINE       36653
 EXPRESSION (addr_hit[553] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T512,T516,T443
1	1	1	Covered	T87,T135,T420

 LINE       36655
 EXPRESSION (addr_hit[554] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T393,T519
1	1	1	Covered	T87,T135,T91

 LINE       36657
 EXPRESSION (addr_hit[555] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T392,T610,T518
1	1	1	Covered	T87,T135,T152

 LINE       36659
 EXPRESSION (addr_hit[556] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T494,T519
1	1	1	Covered	T87,T135,T393

 LINE       36661
 EXPRESSION (addr_hit[557] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T512,T519,T538
1	1	1	Covered	T87,T135,T415

 LINE       36663
 EXPRESSION (addr_hit[558] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T471,T514
1	1	1	Covered	T87,T135,T421

 LINE       36665
 EXPRESSION (addr_hit[559] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T512,T494
1	1	1	Covered	T1,T3,T11

 LINE       36668
 EXPRESSION (addr_hit[560] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T512,T519
1	1	1	Covered	T87,T135,T152

 LINE       36671
 EXPRESSION (addr_hit[561] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T393,T516
1	1	1	Covered	T87,T135,T497

 LINE       36674
 EXPRESSION (addr_hit[562] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T512,T519,T537
1	1	1	Covered	T13,T87,T135

 LINE       36677
 EXPRESSION (addr_hit[563] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T519,T514
1	1	1	Covered	T87,T135,T421

 LINE       36680
 EXPRESSION (addr_hit[564] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T516,T521
1	1	1	Covered	T2,T14,T9

 LINE       36683
 EXPRESSION (addr_hit[565] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T512,T519,T453
1	1	1	Covered	T12,T87,T135

 LINE       36686
 EXPRESSION (addr_hit[566] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T506,T453,T514
1	1	1	Covered	T10,T87,T135

 LINE       36689
 EXPRESSION (addr_hit[567] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T5,T6,T17
1	0	1	Covered	T5,T6,T17
1	1	0	Covered	T512,T596,T516
1	1	1	Covered	T1,T2,T3

 LINE       40162
 EXPRESSION (reg_busy_sel | shadow_busy)
             ------1-----   -----2-----

-1-	-2-	Status	Tests
0	0	Covered	T4,T5,T6
0	1	Unreachable
1	0	Covered	T1,T2,T3