dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_num_of_outstanding

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 128 0 128 100.00


User Defined Bins for cp_num_of_outstanding

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[1] 134847 1 T83 3 T84 133 T85 19
values[2] 8909 1 T84 1 T136 1 T537 3
values[3] 3170 1 T539 14 T492 2 T505 14
values[4] 2027 1 T539 13 T505 16 T590 28
values[5] 1320 1 T539 21 T505 12 T590 24
values[6] 913 1 T539 10 T505 8 T590 9
values[7] 646 1 T539 23 T505 19 T590 14
values[8] 507 1 T539 11 T505 21 T590 10
values[9] 457 1 T539 12 T505 8 T590 20
values[10] 489 1 T539 22 T505 16 T590 14
values[11] 433 1 T539 17 T505 15 T590 5
values[12] 383 1 T539 12 T505 18 T590 4
values[13] 399 1 T539 23 T505 23 T590 10
values[14] 358 1 T539 15 T505 15 T590 11
values[15] 336 1 T539 10 T505 9 T590 4
values[16] 345 1 T539 14 T505 20 T590 6
values[17] 322 1 T539 14 T505 12 T590 3
values[18] 317 1 T539 6 T505 15 T590 4
values[19] 380 1 T539 33 T505 29 T590 5
values[20] 315 1 T539 11 T505 22 T590 2
values[21] 362 1 T539 6 T505 12 T590 6
values[22] 340 1 T539 20 T505 12 T590 2
values[23] 343 1 T539 25 T505 14 T590 2
values[24] 306 1 T539 15 T505 11 T590 4
values[25] 346 1 T539 26 T505 13 T590 2
values[26] 315 1 T539 19 T505 13 T485 7
values[27] 320 1 T539 10 T505 15 T485 3
values[28] 341 1 T539 11 T505 21 T485 3
values[29] 338 1 T539 12 T505 14 T485 4
values[30] 286 1 T539 6 T505 17 T485 5
values[31] 313 1 T539 17 T505 22 T485 8
values[32] 274 1 T539 12 T505 14 T639 9
values[33] 302 1 T539 11 T505 11 T639 4
values[34] 293 1 T539 12 T505 13 T639 5
values[35] 380 1 T539 17 T505 10 T639 7
values[36] 329 1 T539 22 T505 12 T639 8
values[37] 300 1 T539 11 T505 10 T639 7
values[38] 278 1 T539 8 T505 15 T639 5
values[39] 265 1 T539 16 T505 10 T639 7
values[40] 281 1 T539 21 T505 8 T639 5
values[41] 342 1 T539 30 T505 9 T639 6
values[42] 288 1 T539 19 T505 17 T639 2
values[43] 297 1 T539 11 T505 16 T639 2
values[44] 312 1 T539 16 T505 30 T639 3
values[45] 367 1 T539 16 T505 22 T639 5
values[46] 284 1 T539 17 T505 20 T639 3
values[47] 321 1 T539 6 T505 20 T639 7
values[48] 277 1 T539 7 T505 19 T639 3
values[49] 293 1 T539 13 T505 13 T639 5
values[50] 306 1 T539 5 T505 10 T639 8
values[51] 255 1 T539 4 T505 5 T639 7
values[52] 239 1 T539 14 T505 13 T639 11
values[53] 245 1 T539 14 T505 8 T639 9
values[54] 256 1 T539 20 T505 9 T639 7
values[55] 226 1 T539 3 T505 10 T639 7
values[56] 268 1 T539 13 T505 13 T639 5
values[57] 268 1 T539 6 T505 26 T639 4
values[58] 231 1 T539 7 T505 22 T639 9
values[59] 219 1 T539 12 T505 9 T639 8
values[60] 225 1 T539 7 T505 15 T639 3
values[61] 179 1 T539 4 T505 12 T639 8
values[62] 173 1 T539 4 T505 32 T639 11
values[63] 181 1 T539 4 T505 7 T639 9
values[64] 158 1 T539 5 T505 5 T639 7
values[65] 175 1 T505 11 T639 13 T462 5
values[66] 159 1 T505 12 T639 22 T462 1
values[67] 116 1 T505 6 T639 11 T462 3
values[68] 151 1 T505 4 T639 5 T462 1
values[69] 128 1 T505 5 T639 17 T462 1
values[70] 160 1 T505 5 T639 24 T462 2
values[71] 142 1 T505 11 T639 20 T462 2
values[72] 149 1 T505 12 T639 20 T462 8
values[73] 96 1 T505 4 T639 6 T462 2
values[74] 113 1 T505 7 T639 15 T462 2
values[75] 105 1 T505 5 T639 23 T462 4
values[76] 116 1 T505 10 T639 35 T462 2
values[77] 145 1 T505 19 T639 45 T462 11
values[78] 126 1 T505 3 T639 33 T462 5
values[79] 108 1 T639 11 T462 5 T896 1
values[80] 87 1 T639 10 T462 3 T896 1
values[81] 104 1 T639 26 T462 2 T896 1
values[82] 92 1 T639 20 T462 5 T896 1
values[83] 83 1 T639 24 T462 1 T896 1
values[84] 64 1 T639 17 T462 1 T896 1
values[85] 81 1 T639 9 T462 4 T896 1
values[86] 70 1 T639 8 T462 2 T896 1
values[87] 83 1 T639 11 T462 3 T896 1
values[88] 65 1 T639 8 T462 2 T896 2
values[89] 75 1 T639 9 T462 4 T896 1
values[90] 76 1 T639 6 T462 1 T896 1
values[91] 64 1 T639 7 T462 5 T896 1
values[92] 68 1 T639 9 T462 6 T896 1
values[93] 67 1 T639 10 T462 1 T896 1
values[94] 70 1 T639 8 T462 1 T896 1
values[95] 93 1 T639 9 T462 3 T896 1
values[96] 82 1 T639 11 T462 2 T896 4
values[97] 67 1 T639 7 T462 4 T896 2
values[98] 68 1 T639 8 T462 1 T896 2
values[99] 68 1 T639 5 T462 3 T896 5
values[100] 56 1 T639 12 T462 5 T896 2
values[101] 74 1 T639 15 T462 6 T896 6
values[102] 63 1 T639 10 T462 3 T896 2
values[103] 47 1 T639 2 T462 3 T896 2
values[104] 58 1 T639 2 T462 2 T896 1
values[105] 58 1 T639 2 T462 2 T896 2
values[106] 52 1 T639 6 T462 4 T896 2
values[107] 53 1 T639 6 T462 3 T896 2
values[108] 51 1 T639 1 T462 2 T896 9
values[109] 52 1 T462 3 T896 1 T905 2
values[110] 71 1 T462 7 T896 2 T905 3
values[111] 44 1 T462 4 T896 2 T905 2
values[112] 50 1 T462 2 T896 3 T905 2
values[113] 53 1 T462 6 T896 2 T905 3
values[114] 55 1 T462 2 T896 2 T905 1
values[115] 60 1 T462 10 T896 4 T905 1
values[116] 52 1 T462 6 T896 3 T905 3
values[117] 49 1 T462 4 T896 1 T905 1
values[118] 64 1 T462 6 T896 2 T905 1
values[119] 39 1 T462 2 T896 1 T905 1
values[120] 43 1 T462 2 T896 2 T905 1
values[121] 37 1 T462 5 T896 2 T905 1
values[122] 31 1 T462 2 T896 1 T905 2
values[123] 56 1 T462 7 T896 2 T905 5
values[124] 42 1 T462 2 T896 5 T905 2
values[125] 37 1 T462 5 T896 2 T905 1
values[126] 61 1 T462 8 T896 2 T905 1
values[127] 482 1 T462 11 T896 41 T905 19
values[128] 4395 1 T462 4 T896 316 T905 323

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%