Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/xbar_build_mode/sim-vcs/../src/lowrisc_dv_xbar_env_0.1/xbar_env_cov.sv



Summary for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 24 0 24 100.00


Variables for Group xbar_env_pkg::same_device_access_cg::SHAPE{(num_dev - 1)=23}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_dev 24 0 24 100.00 100 1 1 0


Summary for Variable cp_dev

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 24 0 24 100.00


User Defined Bins for cp_dev

Excluded/Illegal bins
NAMECOUNTSTATUS
bin_others 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 502 1 T16 14 T19 2 T26 2
all_values[1] 484 1 T13 2 T16 14 T19 4
all_values[2] 521 1 T6 1 T15 1 T16 12
all_values[3] 535 1 T5 1 T6 1 T16 5
all_values[4] 578 1 T5 1 T6 3 T13 1
all_values[5] 545 1 T6 1 T13 1 T16 16
all_values[6] 508 1 T6 1 T16 8 T19 1
all_values[7] 489 1 T6 2 T13 1 T16 12
all_values[8] 455 1 T6 1 T16 8 T19 3
all_values[9] 502 1 T12 1 T16 11 T19 5
all_values[10] 524 1 T12 1 T16 11 T19 3
all_values[11] 535 1 T12 2 T13 1 T16 11
all_values[12] 531 1 T13 1 T16 12 T19 2
all_values[13] 506 1 T13 1 T16 15 T19 4
all_values[14] 464 1 T6 1 T15 1 T16 6
all_values[15] 511 1 T15 2 T16 8 T19 2
all_values[16] 522 1 T5 2 T6 1 T13 1
all_values[17] 506 1 T5 1 T6 1 T13 3
all_values[18] 511 1 T12 1 T16 7 T19 4
all_values[19] 506 1 T6 4 T12 1 T15 2
all_values[20] 487 1 T15 1 T16 14 T39 1
all_values[21] 501 1 T6 1 T15 1 T16 10
all_values[22] 491 1 T5 1 T13 1 T15 2
all_values[23] 520 1 T6 1 T16 11 T19 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%